HC-5504B Datasheet, PDF (8/9 Pages) Intersil Corporation – EIA/ITU PABX SLIC with 40mA Loop Feed

HC-5504B
Schematic Diagram (Continued)
LOGIC GATE SCHEMATIC
C2
GK
1
2
SH
16
LOGIC BIAS
6
4
5
7
10
DELAY
3
8
9
12
11
15
TTL
TO
STTL
TTL
TO
STTL
TTL
TO
STTL
TO
R₂₁
RS
RC
PD
13
14
RELAY
DRIVER
A
B
C
SCHOTTKY LOGIC
STTL
STTL
C
TO
TO
TTL
TTL
B
A
RD
SHD
GKD
Overvoltage Protection and Longitudinal
Current Protection
The SLIC device, in conjunction with an external protection
bridge, will withstand high voltage lightning surges and
power line crosses.
High voltage surge conditions are as specified in Table 1.
The SLIC will withstand longitudinal currents up to a
maximum or 30mA_RMS, 15mA_RMS per leg, without any
performance degradation.
TABLE 1.
PARAMETER
Longitudinal
Surge
Metallic Surge
T/GND
R/GND
50/60Hz Current
T/GND
R/GND
TEST
CONDITION
10µs Rise/
1000µs Fall
10µs Rise/
1000µs Fall
10µs Rise/
1000µs Fall
11 Cycles
Limited to
10A_RMS
PERFORMANCE
(MAX)
±1000 (Plastic)
±500 (Ceramic)
±1000 (Plastic)
±500 (Ceramic)
±1000 (Plastic)
±500 (Ceramic)
700 (Plastic)
350 (Ceramic)
UNITS
V_PEAK
V_PEAK
V_PEAK
V_PEAK
V_PEAK
V_PEAK
V_RMS
V_RMS
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
58