English
Language : 

ISL6424 Datasheet, PDF (7/12 Pages) Intersil Corporation – Dual Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-Top Box Designs
ISL6424
Typical Performance Curves
0.80
0.70
0.60
0.50
IOUT_max
0.40
0.30
0.20
0.10
0.00
0
20
40
60
80
TEMPERATURE (°C)
FIGURE 1. OUTPUT CURRENT DERATING
NOTE: With both channels in simultaneous operation at rated output
Functional Pin Description
SYMBOL
SDA
SCL
FUNCTION
Bidirectional data from/to I2C bus.
Clock from I2C bus.
VSW1, 2 Input of the linear post-regulator.
PGND1, 2 Dedicated ground for the output gate driver of
respective PWM.
CS1, 2 Current sense input; connect Rsc at this pin for
desired over current value for respective PWM.
SGND Small signal ground for the IC.
AGND Analog ground for the IC.
TCAP1, 2 Capacitor for setting rise and fall time of the output of
LNB A and LNB B respectively. Use this capacitor
value 1µF or higher.
BYPASS Bypass capacitor for internal 5V.
DSQIN1, 2 When HIGH enables internal 22kHz modulation for
LNB A and LNA B respectively, Use this pin for tone
enable function for LNB A and LNB B.
VCC Main power supply to the chip.
GATE1, 2
These are the device outputs of PWM A and PWM B
respectively. These high current driver outputs are
capable of driving the gate of a power FET. These
outputs are actively held low when Vcc is below the
UVLO threshold.
VO1, 2 Output voltage of LNB A and LNB B respectively.
ADDR Address pin to select two different addresses per
voltage level at this pin.
COMP1, 2 Error amp outputs used for compensation.
FB1, 2 Feedback pins for respective PWMs
CPVOUT, Charge pump connections.
CPSWIN,
CPSWOUT
SEL18V1, 2 When connected HIGH, this pin will change the output
of the respective PWM to 18V.
Functional Description
The ISL6424 dual output voltage regulator makes an ideal
choice for advanced satellite set-top box and personal video
recorder applications. Both supply and control voltage
outputs for two low-noise blocks (LNBs) are available
simultaneously in any output configuration. The device
utilizes built-in DC/DC step-converters that, from a single
supply source ranging from 8V to 14V, generate the voltages
that enable the linear post-regulators to work with a
minimum of dissipated power. An undervoltage lockout
circuit disables the circuit when VCC drops below a fixed
threshold (7.5V typ).
DiSEqC Encoding
The internal oscillator is factory-trimmed to provide a tone of
22kHz in accordance with DiSEqC (EUTELSAT) standards.
No further adjustment is required. The 22kHz oscillator can be
controlled either by the I2C interface (ENT1/2 bit) or by a
dedicated pin (DSQIN1/2) that allows immediate DiSEqC data
encoding separately for each LNB. (Please see Note 1 at the
end of this section.) All the functions of this IC are controlled
via the I2C bus by writing to the system registers (SR1, SR2).
The same registers can be read back, and two bits will report
the diagnostic status. The internal oscillator operates the
converters at ten times the tone frequency. The device offers
full I2C compatible functionality, 3.3V or 5V, and up to 400kHz
operation.
If the Tone Enable (ENT1/2) bit is set LOW through I2C, then
the DSQIN1/2 terminal activates the internal tone signal,
modulating the dc output with a 0.3V, 22kHz, symmetrical
waveform. The presence of this signal usually gives the LNB
information about the band to be received.
Burst coding of the 22kHz tone can be accomplished due to
the fast response of the DSQIN1/2 input and rapid tone
response. This allows implementation of the DiSEqC
(EUTELSAT) protocols.
7
FN9175.3
September 13, 2005