ISL6225 Datasheet, PDF (7/19 Pages) Intersil Corporation – Dual Mobile-Friendly PWM Controller with DDR Memory Option

Block Diagram
BOOT1
UGATE1
SOFT1
PG1 EN1 VOUT1
VCC GND
VOUT2 EN2 REF/PG2 SOFT2
BOOT2
UGATE2
PHASE1
PGND1
LGATE1
ADAPTIVE DEAD-TIME
DIODE EMULATION
V/I SAMPLE TIMING
PWM/HYS TRANSITION
DDR=1
DDR=0
ADAPTIVE DEAD-TIME
DIODE EMULATION
V/I SAMPLE TIMING
PWM/HYS TRANSITION
PHASE2
PGND2
LGATE2
VCC
+
MODE CHANGE COMP 1
-
SAME STATE FOR
8 CLOCK CYCLES
REQUIRED TO CHANGE
HYSTERETIC COMPARATOR 1 _- ^{PWM OR HYS MODE}
+
∆V_HYS=15mV
1MΩ
15.2pF
VSEN1
500kΩ
300kΩ
1.3pF
-
Σ
+
+ ^{0.9V REFERENCE}
ERROR AMP 1
ISEN1 ^100Ω
CURRENT
SAMPLE
OCSET1
-
+
CURRENT
SAMPLE
+ ^{0.9V REFERENCE}
OV UV
PGOOD
VOLTS/SEC
CLAMP
-
PWM1
+
POR
ENABLE
BIAS SUPPLIES
REFERENCE
FAULT LATCH
SOFT-START
DDR MODE
CONTROL
OC1 DDR OC2
OV UV
PGOOD
VOLTS/SEC
CLAMP
PWM2
-
+
DUTY CYCLE RAMP GENERATOR
PWM CHANNEL PHASE CONTROL
DDR EN1 EN2
VIN
CH1CH2 φ
0 11
0 ⇔ 24.0V
180º
4.2 < VIN < 24.0V
0º
111
VIN to GND
90º
VCC
+
MODE CHANGE COMP 2
SAME STATE FOR
8 CLOCK CYCLES
REQUIRED TO CHANGE
PWM OR HYS MODE
-
- ^{HYSTERETIC COMPARATOR 2}
∆V_HYS=15mV
+
15.2pF
1MΩ
500kΩ
1.3pF
-
Σ
+
ERROR AMP 2
300kΩ
VSEN2
DDR=0 ^DDR=1
0.9V REFERENCE ₊
-
CURRENT
+
SAMPLE
0.9V REFERENCE ₊
100Ω _ISEN2
CURRENT
SAMPLE
DDR=0 ^OCSET2
DDR=1
1/3
OCSET1
1/32
ISEN1
-
OC1
+
VIN
SAME STATE FOR
8 CLOCK CYCLES
REQUIRED TO LATCH
OVER-CURRENT FAULT
DDR
OC2
-
+
VCC
SAME STATE FOR
8 CLOCK CYCLES
REQUIRED TO LATCH
OVER-CURRENT FAULT
1/32
ISEN2
+
-
1/3
OCSET2
DDR VREF
BUFFER AMP
+
-
DDR VTT
REFERENCE