 English |
|
|
|
|
|
|
|
| ISL267440 Datasheet, PDF (6/17 Pages) Intersil Corporation – 10-Bit and 12-Bit, 1MSPS SAR ADCs | |||
| |||
| ◁ |
ISL267440, ISL267450A
Electrical Specifications VDD = +3.0V to +3.6V, fSCLK = 18MHz, fS = 1MSPS, VREF = 2.0V; VDD = +4.75V to +5.25V, fSCLK = 18MHz,
fS = 1MSPS, VREF = 2.5V; VCM = VREF, unless otherwise noted. Typical values are at TA = +25°C. Boldface limits apply over the operating temperature
range, -40°C to +85°C. (Continued)
ISL267440
ISL267450A
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
MAX MIN
MAX
(Note 7) TYP (Note 7) (Note 7) TYP (Note 7) UNITS
Absolute Input Voltage Range
VIN+, VINâ VIN+
VINâ
ILEAK Input DC Leakage Current
CVIN Input Capacitance
REFERENCE INPUT
VCM = VREF
Track/Hold mode
VCM±VREF/2
VCM±VREF/2
-1
1
13/5
VCM±VREF/2
VCM±VREF/2
-1
1 µA
13/5
pF
REF REF Input Voltage Range
VDD = 3V (1% tolerance for specified
2.0
performance)
2.0
V
ILEAK DC Leakage Current
CREF REF Input Capacitance
LOGIC INPUTS
VDD = 5V (1% tolerance for specified
2.5
performance)
-1
1
Track/Hold mode
21/18.5
2.5
V
-1
1 μA
21/18.5
pF
VIH Input High Voltage
VIL Input Low Voltage
ILEAK Input Leakage Current
CIN Input Capacitance
LOGIC OUTPUTS
2.4
2.4
V
0.8
0.8 V
-1
1
-1
1 µA
10
10
pF
VOH
VOL
IOZ
COUT
Output High Voltage
Output Low Voltage
Floating-State Output Current
ISOURCE = 200µA
ISINK = 200µA
Floating-State Output Capacitance
Output Coding
VDD - 0.3
-1
10
VDD - 0.3
0.4
1
-1
10
Twoâs Complement
V
0.4 V
1 µA
pF
CONVERSION RATE
tCONV Conversion Time
tACQ Acquisition Time
fmax Throughput Rate
POWER REQUIREMENTS
fSCLK = 18MHz
888
200
1000
888 ns
200 ns
1000 kSPS
VDD Positive Supply Voltage Range
2.7
3.6 2.7
3.6 V
4.75
5.25 4.75
5.25 V
IDD Positive Supply Input Current
Static
1
1 µA
Dynamic
3V
1250
1250 µA
5V
1700
1700 µA
Power Dissipation
Static Mode
VDD = 3V
3
VDD = 5V
5
Dynamic
VDD = 3V, fsmpl = 1MSPS
3.75
VDD = 5V, fsmpl = 1MSPS
8.50
NOTES:
7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
8. The absolute voltage applied to each analog input must be between GND and VDD to guarantee datasheet performance.
3 µW
5 µW
3.75 mW
8.50 mW
6
FN7708.0
December 5, 2011
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese