English
Language : 

ISL22424 Datasheet, PDF (6/18 Pages) Intersil Corporation – Dual Digitally Controlled Potentiometer (XDCP™)
ISL22424
Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
TYP
MIN (NOTE 4) MAX
IV-SB V- Current (standby)
V- = -5.5V, VCC = +5.5V @ +85°C, SPI interface
-3.0
-0.7
in standby state
V- = -5.5V, VCC = +5.5V @ +125°C, SPI
interface in standby state
V- = -2.25V, VCC = +2.25V @ +85°C, SPI
interface in standby state
-5.0
-1.5
-2.0
-0.3
V- = -2.25V, VCC = +2.25V @ +125°C, SPI
interface in standby state
-3.0
-0.4
ISD
VCC Current (shutdown)
VCC = +5.5V, V- = -5.5V @ +85°C, SPI interface
in standby state
VCC = +5.5V, V- = -5.5V @ +125°C, SPI
interface in standby state
0.5
2.0
1.0
4.0
VCC = +2.25V, V- = -2.25V @ +85°C, SPI
interface in standby state
0.2
1.0
IV-SD V- Current (shutdown)
VCC = +2.25V, V- = -2.25V @ +125°C, SPI
interface in standby state
0.5
2.0
V- = -5.5V, VCC = +5.5V @ +85°C, SPI interface
-3.0
-0.7
in standby state
V- = -5.5V, VCC = +5.5V @ +125°C, SPI
interface in standby state
-5.0
-1.5
V- = -2.25V, VCC = +2.25V @ +85°C, SPI
interface in standby state
V- = -2.25V, VCC = +2.25V @ +125°C, SPI
interface in standby state
-2.0
-0.3
-3.0
-0.4
ILkgDig Leakage current, at pins SCK,
Voltage at pin from GND to VCC
-1
1
SDI, SDO and CS
tWRT DCP wiper response time
CS rising edge to wiper new position
1.5
(Note 20)
tShdnRec DCP recall time from shutdown CS rising edge to wiper stored position and RH
1.5
(Note 20) mode
connection
Vpor Power-on recall voltage
Minimum Vcc at which memory recall occurs
1.9
2.1
VccRamp VCC ramp rate
0.2
tD
Power-up delay
VCC above Vpor, to DCP Initial Value Register
5
recall completed, and SPI Interface in standby
state
EEPROM SPECIFICATION
EEPROM Endurance
1,000,000
EEPROM Retention
Temperature T ≤ +55ºC
50
tWC
Non-volatile Write Cycle time
(Note 18)
12
20
SERIAL INTERFACE SPECIFICATIONS
VIL
SCK, SDI, and CS input buffer
LOW voltage
VIH
SCK, SDI, and CS input buffer
HIGH voltage
0.7 * VCC
0.3 * VCC
Hysteresis SCK, SDI, and CS input buffer
hysteresis
0.05 * VCC
VOL
SDO output buffer LOW voltage IOL = 4mA for Open Drain output, pull-up
0
0.4
voltage Vpu = Vcc
Rpu
SDO pull-up resistor off-chip
Maximum is determined by tRO and tFO with
2
(Note 19)
maximum bus load Cb = 30pF, fSCK = 5MHz
UNIT
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µs
µs
V
V/ms
ms
Cycles
Years
ms
V
V
V
V
kΩ
6
FN6425.0
May 31, 2007