CD4585BMS Datasheet, PDF (6/8 Pages) Intersil Corporation – CMOS 4-Bit Magnitude Comparator

Logic Diagram
*
A3 15
*
B3 14
*
A2 2
*
B2 1
*
A1 7
*
B1 9
*
A0 10
*
B0 11
*
(A < B)IN 5
*
(A = B)IN 6
*
(A > B)IN 4
CD4585BMS
VDD
VSS
* INPUTS PROTECTED BY
CMOS PROTECTION
NETWORK
(A < B)OUT
12
(A = B)OUT
3
(A > B)OUT
13
COMPARING
A3, B3
A2, B2
A1, B1
A3 > B3
X
X
A3 = B3 A2 > B2
X
A3 = B3 A2 = B2 A1 > B1
A3 = B3 A2 = B2 A1 = B1
A3 = B3 A2 = B2 A1 = B1
A3 = B3 A2 = B2 A1 = B1
A3 = B3 A2 = B2 A1 = B1
A3 = B3 A2 = B2 A1 = B1
A3 = B3 A2 = B2 A1 < B1
A3 = B3 A2 < B2
X
A3 < B3
X
X
X = Don’t Care
FIGURE 1. LOGIC DIAGRAM
TRUTH TABLE
INPUTS
A0, B0
X
X
X
A0 > B0
A0 = B0
A0 = B0
A0 = B0
A0 < B0
X
X
X
CASCADING
A<B
A=B
X
X
X
X
X
X
X
X
0
0
0
1
1
0
X
X
X
X
X
X
X
X
Logic 1 = High Level
A>B
1
1
1
1
1
X
X
X
X
X
X
OUTPUTS
A<B
A=B
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
0
1
0
1
0
Logic 0 = Low Level
A>B
1
1
1
1
1
0
0
0
0
0
0
7-1264