ISL6608 Datasheet, PDF (5/11 Pages) Intersil Corporation – Synchronous Rectified MOSFET Driver

ISL6608
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX UNITS
SWITCHING TIME
UGATE Rise Time
LGATE Rise Time
UGATE Fall Time
LGATE Fall Time
UGATE Turn-Off Propagation Delay
LGATE Turn-Off Propagation Delay
UGATE Turn-On Propagation Delay
LGATE Turn-On Propagation Delay
UG/LG Three-state Propagation Delay
Minimum LG On TIME in DCM (Note 5)
OUTPUT
t_RU
t_RL
t_FU
t_FL
t_PDLU
t_PDLL
t_PDHU
t_PDHL
t_PTS
t_LGMIN
V_VCC = 5V, 3nF Load
V_VCC = 5V, 3nF Load
V_VCC = 5V, 3nF Load
V_VCC = 5V, 3nF Load
V_VCC = 5V, Outputs Unloaded
V_VCC = 5V, Outputs Unloaded
V_VCC = 5V, Outputs Unloaded
V_VCC = 5V, Outputs Unloaded
V_VCC = 5V, Outputs Unloaded
-
8.0
-
ns
-
8.0
-
ns
-
8.0
-
ns
-
4.0
-
ns
-
35
-
ns
-
35
-
ns
-
20
-
ns
-
20
-
ns
-
35
-
ns
-
400
-
ns
Upper Drive Source Resistance
Upper Driver Source Current (Note 5)
Upper Drive Sink Resistance
Upper Driver Sink Current (Note 5)
Lower Drive Source Resistance
Lower Driver Source Current (Note 5)
Lower Drive Sink Resistance
Lower Driver Sink Current (Note 5)
R_U
250mA Source Current
I_U
V_UGATE-PHASE = 2.5V
R_U
250mA Sink Current
I_U
V_UGATE-PHASE = 2.5V
R_L
250mA Source Current
I_L
V_LGATE = 2.5V
R_L
250mA Sink Current
I_L
V_LGATE = 2.5V
-
1
2.5
Ω
-
2.00
-
A
-
1
2.5
Ω
-
2.00
-
A
-
1
2.5
Ω
-
2.00
-
A
-
0.5
1.0
Ω
-
4.00
-
A
Functional Pin Description
UGATE (Pin 1 for SOIC-8, Pin 8 for QFN)
The UGATE pin is the upper gate drive output. Connect to
the gate of high-side power N-Channel MOSFET.
BOOT (Pin 2 for SOIC-8, Pin 1 for QFN)
BOOT is the floating bootstrap supply pin for the upper gate
drive. Connect the bootstrap capacitor between this pin and
the PHASE pin. The bootstrap capacitor provides the charge
to turn on the upper MOSFET. See the Bootstrap Diode and
Capacitor section under DESCRIPTION for guidance in
choosing the appropriate capacitor value.
PWM (Pin 3 for SOIC-8, Pin 2 for QFN)
The PWM signal is the control input for the driver. The PWM
signal can enter three distinct states during operation, see the
three-state PWM Input section under DESCRIPTION for further
details. Connect this pin to the PWM output of the controller.
GND (Pin 4 for SOIC-8, Pin 3 for QFN)
GND is the ground pin for the IC.
LGATE (Pin 5 for SOIC-8, Pin 4 for QFN)
LGATE is the lower gate drive output. Connect to gate of the
low-side power N-Channel MOSFET.
VCC (Pin 6 for SOIC-8, Pin 5 for QFN)
Connect the VCC pin to a +5V bias supply. Place a high
quality bypass capacitor from this pin to GND.
FCCM (Pin 7 for SOIC-8, Pin 6 for QFN)
The FCCM pin enables or disables Diode Emulation. When
FCCM is LOW, diode emulation is allowed. Otherwise,
continuous conduction mode is forced (FCCM= Forced
Continuous Conduction Mode). See the Diode Emulation
section under DESCRIPTION for more detail.
PHASE (Pin 8 for SOIC-8, Pin 7 for QFN)
Connect the PHASE pin to the source of the upper MOSFET
and the drain of the lower MOSFET. This pin provides a
return path for the upper gate driver.
Thermal Pad (in QFN only)
The PCB “thermal land” design for this exposed die pad
should include thermal vias that drop down and connect to
one or more buried copper plane(s). This combination of
vias for vertical heat escape and buried planes for heat
spreading allows the QFN to achieve its full thermal
potential. This pad should be grounded. Refer to TB389 for
design guidelines.
5