ICL7106_14 Datasheet, PDF (5/17 Pages) Intersil Corporation – 31/2 Digit, LCD/LED Display, A/D Converters

ICL7106, ICL7107, ICL7107S
Design Information Summary Sheet
• OSCILLATOR FREQUENCY
f_OSC = 0.45/RC
C_OSC > 50pF; R_OSC > 50kΩ
f_OSC (Typ) = 48kHz
• OSCILLATOR PERIOD
t_OSC = RC/0.45
• INTEGRATION CLOCK FREQUENCY
f_CLOCK = f_OSC/4
• INTEGRATION PERIOD
t_INT = 1000 x (4/f_OSC)
• 60/50Hz REJECTION CRITERION
t_INT/t_60Hz or t_lNT/t_60Hz = Integer
• OPTIMUM INTEGRATION CURRENT
I_INT = 4µA
• FULL SCALE ANALOG INPUT VOLTAGE
V_lNFS (Typ) = 200mV or 2V
• INTEGRATE RESISTOR
R_INT = ^V----_I-^I-_I-^NN----^F-_T--^S--
• INTEGRATE CAPACITOR
C_INT = ^---^t--^I--^N---_V-^T---_I-^-_N-^--^I-_T-^I--^N----^T----^
• INTEGRATOR OUTPUT VOLTAGE SWING
V_INT = ^---^t--^I--^N---_C-^T---_I-^-_N-^--^I-_T-^I--^N----^T----^
• V_INT MAXIMUM SWING:
(V- + 0.5V) < V_INT < (V+ - 0.5V), V_INT (Typ) = 2V
• DISPLAY COUNT
COUNT = 1000  _V---^V--_R---^I-_E-^N---_F-
• CONVERSION CYCLE
t_CYC = t_CL0CK x 4000
t_CYC = t_OSC x 16,000
when f_OSC = 48kHz; t_CYC = 333ms
• COMMON MODE INPUT VOLTAGE
(V- + 1V) < V_lN < (V+ - 0.5V)
• AUTO-ZERO CAPACITOR
0.01µF < C_AZ < 1µF
• REFERENCE CAPACITOR
0.1µF < C_REF < 1µF
• V_COM
Biased between Vi and V-.
• V_COM  V+ - 2.8V
Regulation lost when V+ to V- < 6.8V
If V_COM is externally pulled down to (V+ to V-)/2,
the V_COM circuit will turn off.
• ICL7106 POWER SUPPLY: SINGLE 9V
V+ - V- = 9V
Digital supply is generated internally
V_GND  V+ - 4.5V
• ICL7106 DISPLAY: LCD
Type: Direct drive with digital logic supply amplitude.
• ICL7107 POWER SUPPLY: DUAL ±5.0V
V+ = +5V to GND
V- = -5V to GND
Digital Logic and LED driver supply V+ to GND
• ICL7107 DISPLAY: LED
Type: Nonmultiplexed Common Anode
Typical Integrator Amplifier Output Waveform (INT Pin)
AUTO ZERO PHASE
(COUNTS)
2999 - 1000
SIGNAL INTEGRATE
PHASE FIXED
1000 COUNTS
DEINTEGRATE PHASE
0 - 1999 COUNTS
Submit Document Feedback
5
TOTAL CONVERSION TIME = 4000 x t_CLOCK = 16,000 x t_OSC
FN3082.9
October 24, 2014