English
Language : 

ISL55110 Datasheet, PDF (4/15 Pages) Intersil Corporation – Dual, High Speed MOSFET Driver
◁
ISL55110, ISL55111
DC Electrical Specifications VH = +12V, VDD = 2.7V to 5.5V, TA = +25°C, unless otherwise specified. (Continued)
PARAMETER
DESCRIPTION
TEST CONDITIONS
MIN
(Note 4)
TYP
MAX
(Note 4)
DRIVER CHARACTERISTICS
rDS
Driver Output Resistance
OA, OB
IDC
Driver Output DC Current (>2s)
IAC
Peak Output Current
Design Intent verified via
simulation.
3
6
100
3.5
VOH to VOL
Driver Output Swing Range
VH voltage to Ground
3
13.2
SUPPLY CURRENTS
IDD
IDD-PDN
IH
IH_PDN
Logic Supply Quiescent Current
Logic Supply Power-Down Current
Driver Supply Quiescent Current
Driver Supply Power-Down Current
PDN = Low
PDN = High
PDN = Low, No resistive load
DOUT
PDN = High
4.0
6.0
12
15
1
UNITS
Ω
mA
A
V
mA
µA
µA
µA
AC Electrical Specifications VH = +12V, VDD = +3.6, TA = +25°C, unless otherwise specified.
PARAMETER
DESCRIPTION
TEST CONDITIONS
MIN
(Note 4)
TYP
MAX
(Note 4) UNITS
SWITCHING CHARACTERISTICS
tR
Driver Rise Time
OA, OB: CL = 100pF/1k
1.2
ns
10% to 90%, VOH - VOL = 12V
tF
Driver Fall Time
OA, OB: CL = 100pF/1k
1.4
ns
10% to 90%, VOH - VOL = 12V
tR
Driver Rise Time
OA, OB CL = 1nF
6.2
ns
10% to 90%, VOH-VOL = 12V
tF
Driver Fall Time
OA, OB CL = 1nF
6.9
ns
10% to 90%, VOH-VOL = 12V
tpdR
tpdF
Input to Output Propagation Delay
Input to Output Propagation Delay
Figure 2, Load 100pF/1k
10.9
ns
10.7
ns
tpdR
Input to Output Propagation Delay
Figure 2, Load 330pF
12.8
ns
tpdF
Input to Output Propagation Delay
12.5
ns
tpdR
Input to Output Propagation Delay
Figure 2, Load 680pF
14.5
ns
tpdF
Input to Output Propagation Delay
14.1
ns
tSkewR
Channel-to-Channel tpdR Spread with
Same Loads Both Channels
Figure 2, All Loads
<0.5
ns
tSkewF
Channel-to-Channel tpdF Spread with
Same Loads Both Channels.
Figure 2, All Loads
<0.5
ns
FMAX
Maximum Operating Frequency
70
MHz
TMIN
Minimum Pulse Width
6
ns
PDEN*
Power-down to Power-on Time
650
ns
PDDIS*
Power-on to Power-down Time
40
ns
TEN*
ENABLE to ENABLE Time (HIZ Off)
40
ns
TDIS*
ENABLE to ENABLE TIme (HIZ On)
40
ns
NOTE:
4. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
4
FN6228.3
December 16, 2008
 ▷