English
Language : 

ISL6731A Datasheet, PDF (18/20 Pages) Intersil Corporation – Power Factor Correction Controllers
ISL6731A, ISL6731B
The output feedback resistor divider gain, GDIV is:
GDIV= V-V----OR----EU----FT--
(EQ. 77)
The compensation gain uses external impedance networks as
shown in Figure 18, ZCOMP(s) is given by:
ZCOMPs= ---C-----v---c----+----1-C----v---p----------s-  -R---------v------cC--R--------vv------cc-C-------+--v------c--CC--------v-v-----c-pC---------v------p--s----+----s-1----+----1--
(EQ. 78)
The targeted crossover frequency, FCV is 7.5Hz. The high
frequency pole, FPV, is required in order to reject the 2 time line
frequency component. FPV = 20Hz. The targeted phase margin
is 50°.
60
FZV
40
20
FPV
GmV*ZCOMP (s)
FCV
Gps (s)
Choose components from the standard values. We have
CVP = 150nF, CVC = 1µF, RVC = 62kΩ. The actual bode plot is
shown in Figure 20.
40
FCV
120Hz
20
0
0
-20
90
FCV
60
30
120Hz
60
45
0
-20
-40
GDIV
GVLOOP (s)
01
10
100
1k
FREQUENCY (Hz)
FIGURE 20. BODE PLOT OF THE ACTUAL VOLTAGE LOOP GAIN
-60 1
10
100
1k
FREQUENCY (Hz)
FIGURE 19. ASYMPTOTIC BODE PLOT OF VOLTAGE LOOP GAIN
The zero, FZv is calculated:
FZv = -t--a---n-----------m------+-----a----t-a-F---n-C----V-F----C----V----------F----P----V---------
(EQ. 79)
FZv = -t--a---n------5----0----d---e----g-----+-----a----t-a-7---n.--5----H--7---z-.-5----H-----z------------2---0----H-----z--------- = 2.648Hz
(EQ. 80)
Then the total capacitance used for compensation is calculated:
Cvc + Cvp = --G-----P----S------i----------2-------F---2-C----V--F----C----V------G-----D----I--V---------G-----m------v- 
---FF----CC----VV--------FF---P-Z---VV------2-2----++-----11--
(EQ. 81)
Thus, the total compensation capacitance is:
Cvc + Cvp = 1127nF
Cvp = 1127nF  F-F---P-Z---VV-- = 149nF
Cvc = 1127nF – 149.1nF = 977nF
Rvc = -2---------------F----Z-1---V--------C----V----C-- = 61.5k
(EQ. 82)
(EQ. 83)
(EQ. 84)
(EQ. 85)
Submit Document Feedback 18
FN8582.1
February 13, 2015