HI3197 Datasheet, PDF (17/25 Pages) Intersil Corporation – 10-Bit, 125 MSPS D/A Converter

HI3197
MUX.2 Mode
Set C1 and C3 Low and C2 High for this mode.
In MUX.2 mode, the clock is input to the clock input pin, and
the signal with a cycle half that of the clock (hereafter,
DlV2lN signal) is input to the DlV2IN pin at TTL level. The
DlV2lN signal is internally latched by the clock, so
consideration must be given to the setup time (t_{S_DIV}) and
hold time (t_{H_DIV}) with respect to the clock. In addition, the
data is loaded by the DlV2lN signal, so consideration must
also be given to the setup time (t_S) and hold time (t_H) with
respect to the DlV2IN signal. The data can be divided and
input to two systems: A (DA0 to DA9) and B (DB0 to DB9).
The data `is internally multiplexed, then the system A data is
output as an analog signal with a 2-clock pipeline delay, and
the system B data as an analog signal with a 3-clock pipeline
delay from the clock that loads the DIV2IN signal. See
Figure 9 for the detailed timing.
SELECT.A Mode and SELE.B Mode
Set C1 High and C2 and C3 Low for SELE.A mode.
In SELE.A mode, the clock is input to the clock input pin, and
the data is input to the system A (DA0 to DA9) data input pins.
Set C1 and C2 High and C3 Low for SELE.B mode.
In SELE.B mode, the clock is input to the clock input pin, and
the data is input to the system B (DB0 to DB9) data input
pins. In either mode, consideration must be given to the
setup time, (t_S) and hold time (t_H) with respect to the clock.
Also, the data is output as an analog signal with a 1-clock
pipeline delay after loading by the clock.
Switching between SELE.A mode and SELE.B mode is
done by switching the C2 pin between High and Low levels.
Also, the mode can be switched at high speed in sync with
the clock by inputting the switching signal (02 signal) to the
C2 pin. The C2 signal is internally latched by the clock, so
consideration must be given to the setup time (t_{S_C2}) and
hold time (t_{H_C2}) with respect to the clock. See Figure 10 for
the detailed timing.
CLOCK
t_PD (B)
t_PD (A)
0
1
2
3
t_{S_DIV}
t_{H_DIV}
DIV2IN SIGNAL
t_S
t_H
SYSTEM A DATA
A0
A1
A2
SYSTEM B DATA
B0
B1
B2
CXA3197 (MUX.2 MODE)
CLOCK INPUT PIN
DIV2IN INPUT
PIN
DA0 TO DA9
DB0 TO DB9
ANALOG OUTPUT SIGNAL
CLOCK
t_PD (A)
0
1
C2 SIGNAL
t_S t_H
SYSTEM A DATA A0 A1 A2
SYSTEM B DATA
t_PD (B)
B1
A0
B0
A1
FIGURE 9. MUX.2 MODE
0
1
t_{A_C2}
t_{H_C2}
A6
A8
B3 B4 B5
B7
CXA3197
(SELE.A MODE/SELE.B MODE)
CLOCK INPUT PIN
C2 INPUT
PIN
DA0 TO DA9
DB0 TO DB9
SELECT
ANALOG OUTPUT SIGNAL
A0
A1 ^A2
B3
B4
B5
A6
FIGURE 10. SELECT A MODE AND SELECT B MODE
17