ISL6721_07 Datasheet, PDF (16/21 Pages) Intersil Corporation – Flexible Single Ended Current Mode PWM Controller

ISL6721
A block diagram of the feedback control loop follows in
Figure 7.
PRIMARY SIDE AMPLIFIER
REF +
Z3
-
PWM
POWER
STAGE
VOUT
Z4
ERROR AMPLIFIER
ISOLATION
Z2
-
Z1
+ REF
FIGURE 7. FEEDBACK CONTROL LOOP
The loop compensation is placed around the Error Amplifier
(EA) on the secondary side of the converter. The primary
side amplifier located in the control IC is used as a unity gain
inverting amplifier and provides no loop compensation. A
Type 2 error amplifier configuration was selected as a
precaution in case operation in continuous mode should
occur at some operating point.
V_OUT
V_ERROR
-
+ REF
FIGURE 8. TYPE 2 ERROR AMPLIFIER
Development of a small signal model for current mode
control is rather complex. The method of reference [1] was
selected for its ability to accurately predict loop behavior. To
further simplify the analysis, the converter will be modeled as
a single output supply with all of the output capacitance
reflected to the 3.3V output. Once the “single” output system
is compensated, adjustments to the compensation will be
required based on actual loop measurements.
The first parameter to determine is the peak current
feedback loop gain. Since this application is low power, a
resistor in series with the source of the power switching
MOSFET is used for the current feedback signal. For higher
power applications, a resistor would dissipate too much
power and current transformer would be used instead.
There is limited flexibility to adjust the current loop behavior
due to the need to provide overcurrent protection. Current
limit and the current loop gain are determined by the current
sense resistor and the ISET threshold. ISET was set at 1.0V,
near its maximum, to minimize noise effects. When
determining ISET, the internal gain and offset of the ISENSE
signal in the control IC must be taken into account. The
maximum peak primary current was determined earlier to be
1.87A, so a choice of 2.25A peak primary current for current
limit is reasonable. A current gain, A_EXT, of 0.5 V/A was
selected to achieve this.
ISET = 2.25 • 0.8 • 0.5 + 0.100 = 1.00 V
(EQ. 26)
The control to output transfer function may be represented
as [2]
v_----o-
v_c
=
K•
R_-----o-----•_----L_---s----•_-----F_----s---w--
2
•
-¹-----+------^ω----^s----^z--
1
+
---^s---
ω_p
(EQ. 27)
if we ignore the current feedback sampled-data effects.
K
=
I_{--s---p----k---(--m-----a---x---)}
V_c(max)
(EQ. 28)
R_o = LoadResis tance
(EQ. 29)
L_s = SecondaryInduc tance
ω_p
=
---------²-----------
R_o • C_o
or
f_p
=
--------------¹---------------
π • R_o • C_o
ω_z
=
---------¹----------
R_c • C_o
or
f_z
=
------------------¹--------------------
2 • π • R_c • C_o
C_o = OutputCapaci tan ce
(EQ. 30)
(EQ. 31)
(EQ. 32)
(EQ. 33)
R_c = OutputCapaci tan ceESR
V_c(max) = ControlVoltageRange
(EQ. 34)
(EQ. 35)
The value of K may be determined by assuming all of the
output power is delivered by the 3.3V output at the threshold
of current limit. The maximum power allowed was
determined earlier as 15W, so
I_spk(max)
=
-²----^•-----^V-P--------^oo------^uu-------^tt---^•----^T----^s----^w--
Tr
=
2_-----•_-----3--¹-----_.--⁵_--3------•_----5_----×_---1---0---^–_---⁶_-
2.33 ×10^–6
=
19.5
v_c(max)
=
V_I
S
E
N
S
E
•
A_EXT
•
A_C
S
•
---------¹-----------
A_COMP
=
2.93
A
(EQ. 36)
V
(EQ. 37)
where A_EXT is the external gain of the current feedback
network, A_CS is the IC internal gain, and A_COMP is the gain
between the error amplifier and the PWM comparator.
The Type 2 compensation configuration has two poles and
one zero. The first pole is at the origin, and provides the
integration characteristic which results in excellent DC
regulation. Referring to the “Typical Application - 48V Input
Dual Output Flyback, 3.3V @ 2.5A, 1.8V @ 1.0A” on page 3,
16
FN9110.4
April 13, 2007