ISL22317_10 Datasheet, PDF (14/15 Pages) Intersil Corporation – Precision Single Digitally Controlled Potentiometer (XDCP™)

ISL22317
Rheostat Mode Configuration
When DCP is used as a two-terminal variable resistor, the
RH terminal should be left unconnected and MSR<7> is 0.
Resistance between RW and RL terminal can be calculated
by Equation 1:
Ri
=
R_-----t_--o_----t_--a_----l
127
×
i
(EQ. 1)
Where i is a decimal code from 0 to 127. Note, that
resistance accuracy will decrease at the lowest and the
highest taps, where voltage drops < 0.3V. In other words, a
minimum and maximum decimal code at which the DCP
resistance not exceed 3% precision is as shown in
Equations 2 and 3:
i(min) = _I---_w----_i--_p0----^.e-³---_r--^×-_×----¹-_R--²---_t-⁷-_o----_t--_a----_l
(EQ. 2)
i(max) = ⁽--_I-^V--_w--^c--_i--^cp----_e^–----_r-⁰--_×-^.--³--_R--⁾---_t^×--_o---¹-_t--_a2----^7l-
(EQ. 3)
Where Iwiper is a current going through the wiper terminal.
Voltage Divider Mode Configuration
In Voltage Divider Mode, voltage or signal is applied
between RH and RL terminals and MSR<7> is 1. A potential
at RH terminal must be higher than at RL terminal at any
time. Total resistance between RH and RL terminal is fixed
and matched to external reference resistor. Voltage on the
wiper terminal RW can be calculated by Equation 4:
Vrw(i)
=
V_-----r_--h_{-----–-----}V_----r_--l
127
×
i
(EQ. 4)
Where i is a decimal code from 0 to 127. Note, that the wiper
voltage accuracy will decrease at the lowest and the highest
taps, where it is less than 0.3V from ground or from V_CC
respectively.
Applications Information
In order to get better accuracy in applications where RL pin
is connected to GND, it is highly recommended that REF_B
pin is also connected to GND.
The coupling capacitors of 1µF and 0.1µF should be placed
close to VCC pin.
Revision History
DATE
4/6/10
REVISION
FN6912.1
5/26/09
FN6912.0
CHANGE
Page 10 description of Pin A1 references Table 3 changed to Table 4.
Page 5, tHD:DAT parameter test condition,"From SCL rising edge ..." changed to "From SCL falling
edge ..."
Added MSL note to ordering information. Replaced POD to recent version with following changes:
1. Removed mention of "b" from Note 4 since "b" does not exist on the drawing.
2. Added Note 6 callout to lead width on "Bottom View".
3. Corrected the word "indentifier" in Note 6 to read "identifier".
Initial Release of Datasheet. Issued FN6912 making it a Rev 0.
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
14
FN6912.1
April 15, 2010