ISL6425 Datasheet, PDF (10/12 Pages) Intersil Corporation – Single Output LNB Supply and Control Voltage Regulator with I2C Interface for Advanced Satellite Set-top Box Designs

ISL6425
TABLE 5. SYSTEM REGISTER (SR1 AND SR2) CONFIGURATION
SR1 DCL ISEL1 ENT1 LLC1 VSEL1 EN1 OLF1
FUNCTION
0
X
X
X
0
0
X
X SR1 is selected
0
X
X
X
0
0
1
X Vout1 = 13V, Vboost1 = 13V + Vdrop
0
X
X
X
0
1
1
X Vout1 = 18V, Vboost1 = 18V + Vdrop
0
X
X
X
1
0
1
X Vout1 = 14V, Vboost1 = 14V + Vdrop
0
X
X
X
1
1
1
X Vout1 = 19V, Vboost1 = 19V + Vdrop
0
X
X
0
X
X
1
X 22kHz tone is controlled by the DSQIN pin
0
X
X
1
X
X
1
X 22kHz tone is ON, the DSQIN input is disabled
0
X
0
X
X
X
1
X Iout1 = 425mA max.
0
X
1
X
X
X
1
X Iout1 = 775mA max.
0
1
X
X
X
X
1
X Dynamic current limit NOT selected
0
0
X
X
X
X
1
X Dynamic current limit selected
0
X
X
X
X
X
0
X PWM and Linear for channel 1 disabled
SR2
-
-
-
-
EN2 OTF
-
FUNCTION
1
X
X
X
X
0
X
X SR2 is selected; to read OTF flag.
NOTE: OTF is a “Read Only” bit and X indicates a “Don’t Care” condition for the function specified.
Received Data (I²C Bus Read Mode)
The ISL6425 can provide to the master a copy of the System
Register information via the I²C bus in read mode. The read
mode is Master activated by sending the chip address with
R/W bit set to 1. At the following Master generated clock bits,
the ISL6425 issues a byte on the SDA data bus line (MSB
transmitted first).
At the ninth clock bit the MCU master can:
• Acknowledge the reception, starting in this way the
transmission of another byte from the ISL6425.
• Not acknowledge, stopping the read mode
communication.
While the whole register is read back by the microprocessor,
only the two read-only bits, OLF and OTF, convey diagnostic
information about the ISL6425.
TABLE 6. READING SYSTEM REGISTERS
DCL ISEL ENT LLC VSEL EN OTF OLF
FUNCTION
These bits are read as they were 0
after the last write operation.
Tj ≤ 130°C, Normal
operation
1
Tj > 150°C, Power
blocks disabled
0 Iout < Imax, Normal
operation
1 Iout > Imax, Overload
protection triggered
Power-On I²C Interface Reset
The I²C interface built into the ISL6425 is automatically reset
at power-on. The I²C interface block will receive a Power OK
logic signal from the UVLO circuit. This signal will go HIGH
when chip power is OK. As long as this signal is LOW, the
interface will not respond to any I²C commands and the
system register SR is initialized to all zeros, thus keeping the
power blocks disabled.
10
FN9176.1
February 8, 2005