English
Language : 

HCS21MS Datasheet, PDF (1/8 Pages) Intersil Corporation – Radiation Hardened Dual 4-Input AND Gate
HCS21MS
September 1995
Radiation Hardened
Dual 4-Input AND Gate
Features
Pinouts
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T14, LEAD FINISH C
TOP VIEW
A1 1
B1 2
NC 3
C1 4
D1 5
Y1 6
GND 7
14 VCC
13 D2
12 C2
11 NC
10 B2
9 A2
8 Y2
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
- VIL = 30% of VCC Max
- VIH = 70% of VCC Min
• Input Current Levels Ii ≤ 5µA at VOL, VOH
Description
The Intersil HCS21MS is a Radiation Hardened Dual Input AND
Gate. A high on all inputs forces the output to a High state.
The HCS21MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of radia-
tion hardened, high-speed, CMOS/SOS Logic Family.
The HCS21MS is supplied in a 14 lead Ceramic flatpack (K suffix)
or a SBDIP Package (D suffix).
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-1835 CDFP3-F14, LEAD FINISH C
TOP VIEW
A1
B1
NC
C1
D1
Y1
GND
1
14
2
13
3
12
4
11
5
10
6
9
7
8
VCC
D2
C2
NC
B2
A2
Y2
Functional Diagram
An (1, 9)
Ordering Information
PART
NUMBER
TEMPERATURE SCREENING
RANGE
LEVEL
PACKAGE
HCS21DMSR -55oC to +125oC Intersil Class 14 Lead SBDIP
S Equivalent
HCS21KMSR -55oC to +125oC Intersil Class 14 Lead Ceramic
S Equivalent Flatpack
HCS21D/
Sample
+25oC
Sample
14 Lead SBDIP
HCS21K/
Sample
+25oC
Sample
14 Lead Ceramic
Flatpack
HCS21HMSR
+25oC
Die
Die
Bn (2, 10)
Cn (4, 12)
Dn (5, 13)
Yn (6, 8)
TRUTH TABLE
INPUTS
OUTPUTS
An
Bn
Cn
Dn
Yn
L
X
X
X
L
X
L
X
X
L
X
X
L
X
L
X
X
X
L
L
H
H
HX
H
H
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t
Care
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
53
Spec Number 518762
File Number 3052.1