CD4033BMS Datasheet, PDF (1/11 Pages) Intersil Corporation – CMOS Decade Counter/Divider

CD4033BMS
December 1992
CMOS Decade Counter/Divider
Features
Description
• High Voltage Types (20V Rating)
• Decoded 7 Segment Display Outputs and Ripple
Blanking
• Counter and 7 Segment Decoding in One Package
• Easily Interfaced with 7 Segment Display Types
• Fully Static Counter Operation DC to 6MHz (typ.) at VDD =
10V
• Ideal for Low-Power Displays
• “Ripple Blanking” and Lamp Test
• 100% Tested for Quiescent Current at 20V
• Standardized Symmetrical Output Characteristics
• 5V, 10V and 15V Parametric Ratings
• Schmitt-Triggered Clock Inputs
• Meets All Requirements of JEDEC Tentative Stan-
dards No. 13B, “Standard Specifications for Descrip-
tion of “B” Series CMOS Device’s
Applications
CD4033BMS consists of a 5 stage Johnson decade counter
and an output decoder which converts the Johnson code to a 7
segment decoded output for driving one stage in a numerical
display.
This device is particularly advantageous in display applications
where low power dissipation and/or low package count is
important.
A high RESET signal clears the decade counter to its zero
count. The counter is advanced one count at the positive clock
signal transition if the CLOCK INHIBIT signal is low. Counter
advancement via the clock line is inhibited when the CLOCK
INHIBIT signal is high. The CLOCK INHIBIT signal can be used
as a negative-edge clock if the clock line is held high. Antilock
gating is provided on the JOHNSON counter, thus assuring
proper counting sequence. The CARRY-OUT (Cout) signal
completes one cycle every ten CLOCK INPUT cycles and is
used to clock the succeeding decade directly in a multi-decade
counting chain.
The seven decoded outputs (a, b, c, d, e, f, g) illuminate the
proper segments in a seven segment display device used for
representing the decimal numbers 0 to 9. The 7 segment out-
puts go high on selection.
• Decade Counting 7 Segment Decimal Display
• Frequency Division 7 Segment Decimal Displays
• Clocks, Watches, Timers (e.g. ÷ 60, ÷ 60, ÷12 Counter/
Display
• Counter/Display Driver For Meter Applications
Pinout
CD4033BMS
TOP VIEW
CLOCK 1
CLOCK INHIBIT 2
RIPPLE BLANKING IN 3
RIPPLE BLANKING OUT 4
CARRY OUT 5
f6
g7
VSS 8
16 VDD
15 RESET
14 LAMP TEST
13 c
12 b
11 e
10 a
9d
Functional Diagram
VDD
16
1
CLOCK
2
CLOCK
INHIBIT
15
RESET
14
LAMP
TEST
3
RIPPLE
BLK
IN
10 a
12 b
13 c
9d
11 _e
6f
7g
8
VSS
5 _{CARRY OUT}
4
RIPPLE
BLK
OUT
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-826
File Number 3301