CD40104BMS Datasheet, PDF (1/10 Pages) Intersil Corporation – CMOS 4-Bit Bidirectional Universal Shift Register

December 1992
CD40104BMS,
CD40194BMS
CMOS 4-Bit Bidirectional
Universal Shift Register
Features
• High Voltage Type (20V Rating)
• Medium Speed fCL = 12MHz (typ.) at VDD = 10V
• Fully Static Operation
• Synchronous Parallel or Serial Operation
• Three State Outputs (CD40104BMS)
• Asynchronous Master Reset (CD40194BMS)
• 5V, 10V and 15V Parametric Ratings
• Standardized Symmetrical Output Characteristics
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
• Arithmetic Unit Bus Registers
• Serial/Parallel Conversions
• General Purpose Register for Bus Organized Systems
• General Purpose Registers
Description
The CD40104BMS is a universal shift register featuring parallel
inputs, parallel outputs, SHIFT RIGHT and SHIFT LEFT serial
inputs, and a high impedance third output state allowing the device
to be used in bus organized systems.
In the parallel load mode (S0 and S1 are high), data is loaded into
the associated flip-flop and appears at the output after the positive
transition of the CLOCK input. During loading, serial data flow is
inhibited. Shift right and shift left are accomplished synchronously
on the positive clock edge with serial data entered at the SHIFT
RIGHT and SHIFT LEFT serial inputs, respectively. Clearing the
register is accomplished by setting both mode controls low and
clocking the register. When the output enable input is low, all outputs
assume the high impedance state.
The CD40194BMS is a universal shift register featuring parallel inputs,
parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, and a
direct overriding clear input. In the parallel load mode (S0 and S1 are
high), data is loaded into the associated flip-flop and appears at the out-
put after the positive transition of the CLOCK input. During loading,
serial data flow is inhibited. Shift right and shift left are accomplished
synchronously on the positive clock edge with data entered at the
SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of
the register is inhibited when both mode control inputs are low. When
low, the RESET input resets all stages and forces all outputs low. The
CD40194BMS is similar to industry types 340194 and MC40194.
The CD40104BMS and CD40194BMS series types are supplied in
these 16 lead outline packages
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
* CD40104B Only
*HNX, †H4W
*H1L, †HIF
H6W
†CD40194B Only
Pinouts
CD40104BMS
TOP VIEW
OUTPUT ENABLE 1
SHIFT RIGHT IN 2
D0 3
D1 4
D2 5
D3 6
SHIFT LEVEL IN 7
VSS 8
16 VDD
15 Q0
14 Q1
13 Q2
12 Q3
11 CLOCK
10 SELECT 1
9 SELECT 0
CD40194BMS
TOP VIEW
RESET 1
SHIFT RIGHT IN 2
D0 3
D1 4
D2 5
D3 6
SHIFT LEVEL IN 7
VSS 8
16 VDD
15 Q0
14 Q1
13 Q2
12 Q3
11 CLOCK
10 SELECT 1
9 SELECT 0
Functional Diagrams
CD40104BMS
OUTPUT ENABLE
1
3
D0
4
D1
D2 ⁵
D3 ⁶
7
SHIFT LEFT IN
2
SHIFT RIGHT IN ₉
S0
MODE SELECT _S1 10
11
CLOCK
15
Q0
14
Q1
13 _Q2
12 _Q3
VDD = 16
VSS = 8
CD40194BMS
RESET
1
3
D0
4
D1
5
D2
D3 ⁶
7
SHIFT LEFT IN ₂
SHIFT RIGHT IN ₉
S0
MODE SELECT
10
S1
CLOCK
11
15
Q0
14
Q1
13
Q2
12 _Q3
VDD = 16
VSS = 8
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-1307
File Number 3352