English
Language : 

IA16450 Datasheet, PDF (4/10 Pages) InnovASIC, Inc – Universal Asynchronous Receiver/Transmitter
IA16450
Page 4 of 10
Preliminary Data Sheet
Universal Asynchronous Receiver/Transmitter
Name
RD_n
WR
WR_n
SIN
RCLK
CTS_n
DSR_n
DCD_n
Type
I
I
I
I
I
I
I
I
Description
Read Control - Active low - when RD is high or RD_n is low
and the UART is selected, read transactions from internal
UART registers are possible.
Write Control - Active High - when WR is high or WR_n is low
and the UART is selected, write transactions to internal UART
registers are possible.
Write Control - Active low - when WR is high or WR_n is low
and the UART is selected, write transactions to internal UART
registers are possible.
Serial Data Input - Active High - Receive data to the UART
Receive Clock - The 16x baud rate clock used by the receiver
section of the UART.
Clear To Send - Active Low - Active state indicates that the
MODEM or data set is ready to exchange data. A change in
state of this input is recorded in the DCTS bit (bit 0) of the
MODEM Status register. Whenever CTS_n changes state, an
interrupt is generated if the MODEM Status interrupt is
enabled. The complement of this input is recorded in the CTS
(bit 4) bit of the MODEM Status register
Data Set Ready - Active Low - Active state indicates that the
MODEM or data set is ready to establish the communications
link with the UART. A change in state of this input is recorded
in the DDSR bit (bit 1) of the MODEM Status register.
Whenever DSR_n changes state, an interrupt is generated if the
MODEM Status interrupt is enabled. The complement of this
input is recorded in the DSR (bit 5) bit of the MODEM Status
register
Data Carrier Detect - Active Low - Active state indicates that
the data carrier has been detected by the MODEM or data set.
A change in state of this input is recorded in the DDCD bit (bit
3) of the MODEM Status register. Whenever DCD_n changes
state, an interrupt is generated if the MODEM Status interrupt
is enabled. The complement of this input is recorded in the
DCD (bit 7) bit of the MODEM Status register
Copyright © 1999, InnovASIC Inc.
Customer Specific IC Solutions