English
Language : 

SLE88CX720P Datasheet, PDF (7/8 Pages) Infineon Technologies AG – Security & Chip Card ICs   
SLE 88CX720P
Block Diagram
Sensor/Filter:
Voltage
Clock
Reset
Temperature
Scalable
CLK
UART
EEPROM
80 KByte
RAM
8 KByte
ROM
240 KByte
3322--bbitit BBuuss
32-bit CPU
with
Memory
Management
and Protection
Unit
Figure 2:
Volttaaggee
Regulatorr
16-bit
Timers
AAdvanced
Cryptoo EEnnggiinnee
DDEESS
AAccccelerator
Randdoomm
Numbbeerr
Generraattoorr
SLE88CX720P, 32-bit CPU and Peripherals
General Description
SLE 88CX720P is the first product of the SLE 88CXxxxP family. This new high-end security
controller family in 0.22 µm CMOS technology incorporates a dedicated 32-bit smart card core. In
this product family, Infineon Technologies realises increased security and performance while
reducing power consumption. Offering high performance at lowest power consumption, the
controller family is well suited for both contactless and contact-based applications.
SLE 88CX720P provides a platform for modular multi-application and multi-tasking operating
systems. The Memory Management and Protection Unit (MMU) serves as a firewall to enable
secure separation of adjacent application programs and data. Furthermore, the MMU is the
hardware basis for secure downloading of applications in the field, even after card personalization.
A very efficient context/application switching mechanism allows fast switching between multiple
tasks. The flexible MMU concept also shortens development cycles for additional applications.
The high execution performance of the CPU is achieved by a smart card dedicated 32-bit RISC
core.
Efficient support and an additional performance increase of multi-application schemes is gained by
a hardware acceleration of Virtual Machine languages like Java CardTM or MULTOSTM.
The SLE 88CX720P is fabricated in a 0.22 micron CMOS process, which allows for largest on-chip
memories. We cover the voltage classes B and C of the 3rd generation specification for mobile
communication TS31.101. The IC offers 240 Kbytes of ROM, 8 Kbytes of RAM and 80 Kbytes
EEPROM, in total including PSL. The virtual address range of the MMU is 4 Gbytes. Program and
data modules are organised as packages. Each package has a defined memory range of 16
Mbytes and dedicated access rights for memories and peripherals.
Powerful peripherals offer hardware support for time and code intensive operations. The Advanced
Crypto Engine (ACE) is equipped with its own RAM of 700 bytes and supports all of the known
public-key algorithms based on large integer modular arithmetic. It allows fast and efficient
calculation of e.g. RSA operations with key lengths up to 2048 bit. For symmetric crypto
operations, a DES accelerator supporting Triple-DES is implemented. Using the ACE and DES
module a secure transmission for downloading of additional applications can be ensured.
The UART supports the chip card protocols T=0 and T=1 and is also able to manage full-duplex
data transfer. The Random Number Generator (RNG) is able to supply the CPU with true random
numbers. An interrupt control unit supports a programmable interrupt system with UART, timers,
Preliminary Short Product Information
7/8
06.03