English
Language : 

ICE3A1065ELJ Datasheet, PDF (14/29 Pages) Infineon Technologies AG – Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS
CoolSET®-F3
ICE3A1065ELJ
Functional Description
voltage level determines the maximum power level in
Active Burst Mode.
Furthermore, the comparator C11 is implemented to
detect dangerous current levels which could occur if
there is a short winding in the transformer or the
secondary diode is shorten. To ensure that there is no
accidentally entering of the Latched Mode by the
comparator C11, a 190ns spike blanking time is
integrated in the output path of comparator C11.
3.6.1
Leading Edge Blanking
VSense
Vcsth
tLEB = 220ns
The overshoot of Signal2 is larger than of Signal1 due
to the steeper rising waveform. This change in the
slope is depending on the AC input voltage.
Propagation Delay Compensation is integrated to
reduce the overshoot due to dI/dt of the rising primary
current. Thus the propagation delay time between
exceeding the current sense threshold Vcsth and the
switching off of the integrated internal CoolMOS® is
compensated over temperature within a wide range.
Current Limiting is then very accurate.
For example, Ipeak = 0.5A with RSense = 2. The current
sense threshold is set to a static voltage level Vcsth=1V
without Propagation Delay Compensation. A current
ramp of dI/dt = 0.4A/µs, or dVSense/dt = 0.8V/µs, and a
propagation delay time of tPropagation Delay =180ns leads
to an Ipeak overshoot of 14.4%. With the propagation
delay compensation, the overshoot is only around 2%
(see Figure 20).
t
Figure 18 Leading Edge Blanking
Whenever the internal CoolMOS® is switched on, a
leading edge spike is generated due to the primary-
side capacitances and reverse recovery time of the
secondary-side rectifier. This spike can cause the gate
drive to switch off unintentionally. In order to avoid a
premature termination of the switching pulse, this spike
is blanked out with a time constant of tLEB = 220ns.
3.6.2 Propagation Delay Compensation
In case of overcurrent detection, there is always
propagation delay to switch off the internal CoolMOS®.
An overshoot of the peak current Ipeak is induced to the
delay, which depends on the ratio of dI/dt of the peak
current (see Figure 19).
ISense
Ipeak2
Ipeak1
ILimit
Signal2
IOvershoot2
Signal1
tPropagation Delay
IOvershoot1
V
1,3
1,25
1,2
1,15
1,1
1,05
1
0,95
0,9
0
with compensation
without compensation
0,2 0,4 0,6 0,8
1 1,2 1,4 1,6 1,8
dVSense
dt
2V
µs
Figure 20 Overcurrent Shutdown
The Propagation Delay Compensation is realized by
means of a dynamic threshold voltage Vcsth (see Figure
21). In case of a steeper slope the switch off of the
driver is earlier to compensate the delay.
V OSC max. Duty Cycle
V Sense
V csth
off tim e
Propagation Delay t
Figure 19 Current Limiting
Version 2.1
t
S ig n a l1
S ig n a l2
t
Figure 21 Dynamic Voltage Threshold Vcsth
14
12 May 2009