QS5LV931 Datasheet, PDF (4/8 Pages) Integrated Device Technology – 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

QS5LV931
3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Symbol
Parameter ⁽¹⁾
Min.
Max.
Unit
tSKR
Output Skew Between Rising Edges, Q0-Q4 and Q/2 ⁽²⁾
—
300
ps
tSKF
Output Skew Between Falling Edges, Q0-Q4 and Q/2 ⁽²⁾
tPW
Pulse Width, Q0-Q4, Q/2 outputs, 80MHz
—
300
ps
TCY/2 − 0.4
TCY/2 + 0.4
ns
tJ
Cycle-to-Cycle Jitter ⁽⁴⁾
tPD
SYNC Input to Feedback Delay ⁽⁵⁾
— 0.15
− 500
0.15
ns
500
ps
tLOCK
SYNC to Phase Lock
—
10
ms
tPZH
Output Enable Time, OE/RST LOW to HIGH ⁽³⁾
0
14
ns
tPZL
tPHZ
Output Disable Time, OE/RST HIGH to LOW ⁽³⁾
0
14
ns
tPLZ
tR, tF
Output Rise/Fall Times, 0.8V ~ 2V
0.3
2
ns
NOTES:
1. See Test Loads and Waveforms for test load and termination.
2. Skew specifications apply under identical environments (loading, temperature, VDD, device speed grade).
3. Measured in open loop mode PLL_EN = 0.
4. Jitter is characterized with Q output at 20MHz. See Frequency Selection Table for information on proper FREQ_SEL level for specified input frequencies.
5. tPD measured at device inputs at 0.5VDD, Q output at 80MHz.
4