ICS844002I-01 Datasheet, PDF (4/14 Pages) Integrated Circuit Systems – FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

ICS844002I-01
FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER
Table 3C. LVDS DC Characteristics, V_DD = V_DDA = V_DDO = 2.5V ± 5%, T_A = -40°C to 85°C
Symbol Parameter
Test Conditions
Minimum Typical
V_OD
∆V_OD
V_OS
∆V_OS
Differential Output Voltage
V_OD Magnitude Change
Offset Voltage
V_OS Magnitude Change
240
40
0.7
1.1
50
Maximum
550
1.5
Units
mV
mV
V
mV
Table 4. Crystal Characteristics
Parameter
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
Drive Level
Test Conditions
Minimum Typical Maximum
Fundamental
22.4
25
27.2
50
7
1
Units
MHz
Ω
pF
mW
AC Electrical Characteristics
Table 5. AC Characteristics, V_DD = V_DDA = V_DDO = 2.5V ± 5%, T_A = -40°C to 85°C
Parameter Symbol
Test Conditions
Minimum Typical
FSEL[1:0] = 00
140
f_OUT
Output Frequency
FSEL[1:0] = 01
112
FSEL[1:0] = 10
56
tsk(o)
Output Skew; NOTE 1, 2
5
156.25MHz, (1.875MHz – 20MHz)
0.41
tjit(Ø)
RMS Phase Jitter, (Random);
NOTE 3
125MHz, (1.875MHz – 20MHz)
0.44
62.5MHz, (1.875MHz – 20MHz)
0.47
t_R / t_F
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
250
48
Maximum
170
136
68
20
550
52
Units
MHz
MHz
MHz
ps
ps
ps
ps
ps
%
NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at V_DDO/2.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 3: Please refer to the Phase Noise Plot.
IDT™ / ICS™ LVDS FREQUENCY SYNTHESIZER
4
ICS844002AGI-01 REV. C SEPTEMBER 28, 2007