English
Language : 

ICS548A-03 Datasheet, PDF (3/7 Pages) Integrated Device Technology – LOW SKEW CLOCK INVERTER AND DIVIDER
ICS548A-03
LOW SKEW CLOCK INVERTER AND DIVIDER
CLOCK DIVIDER
Pin Descriptions
Pin
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin
Name
ICLK
VDD
VDD
S3
GND
GND
S2
S0
S1
OE
CLK/2
CLK
CLK
DC
DC
DC
Pin
Type
Pin Description
Input Clock input.
Power Connect to 3.3 V.
Power Connect to 3.3 V.
Input Clock Select 3. See table on page 2.
Power Connect to ground.
Power Connect to ground.
Input Clock Select 2. See table on page 2.
Input Clock Select 0. See table on page 2.
Input Clock Select 1. See table on page 2.
Input Output Enable. Tri-states all clock outputs when low.
Output Clock output divided by 2. See table on page 2.
Output Clock output. See table on page 2.
Output Inverted clock output. See table on page 2.
— Don’t connect. Do not connect anything to this pin.
— Don’t connect. Do not connect anything to this pin.
— Don’t connect. Do not connect anything to this pin.
External Components
The ICS548A-03 requires a minimum number of external components for proper operation. Decoupling capacitors
of 0.01µF should be connected between pins 3 and 5, as close to the device as possible. Connect pin 2 directly to
pin 3, and pin 6 directly to pin 5. A series termination resistor of 33Ω should be used on all clock outputs, as close
to the device as possible. Leave any unused clock outputs floating. There are no pull-up resistors on the input pins,
and they may be connected directly to VDD or ground.
IDT™ / ICS™ LOW SKEW CLOCK INVERTER AND DIVIDER
3
ICS548A-03 REV C 063006