English
Language : 

ICS843246I Datasheet, PDF (12/17 Pages) Integrated Device Technology – FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER W/INTEGRATED FANOUT BUFFER
ICS843246I
FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER W/FANOUT BUFFER
POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843246I.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS843246I is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V = 3.3V + 5% = 3.465V, which gives worst case results.
CC
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
· Power (core) = V * I = 3.465V * 180mA = 623.7mW
MAX
CC_MAX
EE_MAX
· Power (outputs) = 30mW/Loaded Output pair
MAX
If all outputs are loaded, the total power is 6* 30mW = 180mW
Total Power (3.465V, with all outputs switching) = 623.7mW + 180mW = 803.7mW
_MAX
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device. The maximum recommended junction temperature for HiPerClockSTM devices is 125°C.
The equation for Tj is as follows: Tj = θJA * Pd_total + TA
Tj = Junction Temperature
θJA = Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
T = Ambient Temperature
A
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming no air
flow and a multi-layer board, the appropriate value is 37°C/W per Table 7 below.
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
85°C + 0.804W * 37°C/W = 114.7°C. This is below the limit of 125°C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).
TABLE 7. THERMAL RESISTANCE θ FOR 24-PIN TSSOP, E-PAD FORCED CONVECTION
JA
θ by Velocity (Meters per Second)
JA
Multi-Layer PCB, JEDEC Standard Test Boards
0
37°C/W
1
31°C/W
2.5
30°C/W
IDT™ / ICS™ 3.3V LVPECL FREQUENCY SYNTHESIZER
12
ICS843246BGI REV. A AUGUST 2, 2007