|
ICSSSTUA32864B Datasheet, PDF (10/11 Pages) Integrated Device Technology – 25-Bit Configurable Registered Buffer for DDR2 | |||
|
◁ |
ICSSSTUA32864B
DUT
Out
VDD
CL = 10 pF
(see Note 1)
RL = 50â¦
Test Point
LOAD CIRCUIT â HIGH-TO-LOW SLEW-RATE MEASUREMENT
Ou t p u t
VOH
80%
dv _f
20%
dt _f
VOL
VOLTAGE WAVEFORMS â HIGH-TO-LOW SLEW-RATE MEASUREMENT
DUT
Out
CL = 10 pF
(see Note 1)
Test Point
RL = 50â¦
LOAD CIRCUIT â LOW-TO-HIGH SLEW-RATE MEASUREMENT
dv _r
dt _r
80%
VOH
20%
Ou t put
VOL
VOLTAGE WAVEFORMS â LOW-TO-HIGH SLEW-RATE MEASUREMENT
Figure 7 â Output Slew-Rate Measurement Information (V DD = 1.8V ± 0.1V)
Notes: 1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR ⤠10MHz, ZO =
50â¦, input slew rate = 1 V/ns ±20% (unless otherwise specified).
1055Aâ01/28/05
10
|
▷ |