92HD93 Datasheet, PDF (10/302 Pages) Integrated Device Technology – SINGLE CHIP PC AUDIO SYSTEM

92HD93
SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO
Figure 1. Multi-channel capture ......................................................................................................................22
Figure 2. Multi-channel timing diagram ..........................................................................................................22
Figure 3. HP EAPD Example to be replaced by single pin for internal amp ..................................................26
Figure 4. EAPD implementation .....................................................................................................................26
Figure 5. Single Digital Microphone (data is ported to both left and right channels .......................................28
Figure 6. Stereo Digital Microphone Configuration ........................................................................................29
Figure 7. Quad Digital Microphone Configuration ..........................................................................................30
Figure 8. Analog PC Beep Active ..................................................................................................................31
Figure 9. Analog PC Beep Flow chart ............................................................................................................32
Figure 10. Combo Jack ..................................................................................................................................34
Figure 11. Left Justified Audio Interface (assuming 24-bit word length) ........................................................39
Figure 12. Right Justified Audio Interface (assuming 24-bit word length) ......................................................39
Figure 13. I2S Justified Audio Interface (assuming 24-bit word length) .........................................................39
Figure 14. HD Audio Bus Timing ....................................................................................................................46
Figure 15. Functional Block Diagram .............................................................................................................49
Figure 16. Widget Diagram ............................................................................................................................50
Figure 17. Port Configurations .......................................................................................................................51
Figure 18. 48-QFN Pin Assignment .............................................................................................................295
Figure 19. 48-QFN Package Diagram ..........................................................................................................298
IDT CONFIDENTIAL
10
©2010 INTEGRATED DEVICE TECHNOLOGY, INC.
V 1.0 1/12
92HD93