English
Language : 

IDT72103 Datasheet, PDF (1/31 Pages) Integrated Device Technology – CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9
CMOS PARALLEL-SERIAL FIFO
2048 x 9, 4096 x 9
IDT72103
IDT72104
Integrated Device Technology, Inc.
FEATURES:
• 35ns parallel port access time, 45ns cycle time
• 50MHz serial input/output frequency
• Serial-to-parallel, parallel-to-serial, serial-to-serial, and
parallel-to-parallel operations
• Expandable in both depth and width with no external
components
• Flexishift™ — Sets programmable serial word width
from 4 bits to any width with no external components
• Multiple flags: Full, Almost-Full (Full-1/8),Full-Minus-
One, Empty, Almost-Empty (Empty + 1/8), Empty-Plus
One, and Half-Full
• Asynchronous and simultaneous read or write
operations
• Dual-Port, zero fall-through time architecture
• Retransmit capability in single-device mode
• Packaged in 44-pin PLCC
• Industrial temperature range (-40oC to +85oC) is avail-
able, tested to military electrical specifications
APPLICATIONS:
• High-speed data acquisition systems
• Local area network (LAN) buffer
• High-speed modem data buffer
• Remote telemetry data buffer
• FAX raster video data buffer
• Laser printer engine data buffer
• High-speed parallel bus-to-bus communications
• Magnetic media controllers
• Serial link buffer
DESCRIPTION:
The IDT72103/72104 are high-speed Parallel-Serial FlFOs
to be used with high-performance systems for functions such
as serial communications, laser printer engine control and
local area networks.
A serial input, a serial output and two 9-bit parallel ports
make four modes of data transfer possible: serial-to-parallel,
parallel-to-serial, serial-to-serial, and parallel-to-parallel. The
IDT72103/72104 are expandable in both depth and width for
all of these operational configurations.
FUNCTIONAL BLOCK DIAGRAM
SERIAL
INPUT
SI
SIX
SICP
SERIAL
INPUT
CIRCUITRY
SI/PI
SO/PO
SERIAL/
PARALLEL
CONTROL
W
XI
XO
FL/RT
WRITE
POINTER
DEPTH
EXPANSION
LOGIC
DATA INPUTS (D0-D 8 )
RAM ARRAY
2048 x 9
4096 x 9
FLAG
LOGIC
READ
POINTER
RESET
LOGIC
FF
FF-1
EF+1
EF
AEF
HF
R
RS
SERIAL
OUTPUT
SERIAL
SO
OE
OUTPUT
SOX
CIRCUITRY
SOCP
DATA OUTPUTS (Q0 -Q 8 )
2753 drw 01
The IDT logo is a registered trademark of Integrated Device Technology,Inc.
COMMERCIAL TEMPERATURE RANGES
©1996 Integrated Device Technology, Inc.
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
5.37
DECEMBER 1996
DSC-2753/8
1