|
IDT70V9189 Datasheet, PDF (1/17 Pages) Integrated Device Technology – HIGH-SPEED 3.3V 64/32K x 9 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM | |||
|
HIGH-SPEED 3.3V 64/32K x 9
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
IDT70V9189/79L
Features:
â True Dual-Ported memory cells which allow simultaneous
access of the same memory location
â High-speed clock to data access
â Commercial: 6.5/7.5/9/12ns (max.)
â Industrial: 9ns (max.)
â Low-power operation
â IDT70V9189/79L
Active: 500mW (typ.)
Standby: 1.5mW (typ.)
â Flow-Through or Pipelined output mode on either port via
the FT/PIPE pins
â Counter enable and reset features
â Dual chip enables allow for depth expansion without
additional logic
â Full synchronous operation on both ports
â 4ns setup to clock and 0ns hold on all control, data, and
address inputs
â Data input, address, and control registers
â Fast 6.5ns clock to data out in the Pipelined output mode
â Self-timed write allows fast cycle time
â 10ns cycle time, 100MHz operation in Pipelined output mode
â LVTTL- compatible, single 3.3V (±0.3V) power supply
â Industrial temperature range (â40°C to +85°C) is
available for selected speeds
â Available in a 100-pin Thin Quad Flatpack (TQFP)
Functional Block Diagram
R/W
OEL
CE0L
CE1L
1
0
0/1
R/WR
OER
CE0R
1
CE1R
0
0/1
FT/PIPEL
I/O0L - I/O8L
0/1 1
0
I/O
Control
I/O
Control
0
1
0/1
A15L(1)
A0L
CLKL
ADSL
CNTENL
CNTRSTL
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
NOTE:
1. A15X is a NC for IDT70V9179.
FT/PIPER
,
I/O0R - I/O8R
A15R(1)
A0R
CLKR
ADSR
CNTENR
CNTRSTR
4860 drw 01
1
©2004 Integrated Device Technology, Inc.
FEBRUARY 2004
DSC-4860/3
|
▷ |