English
Language : 

ICS9159C-02 Datasheet, PDF (6/7 Pages) Integrated Circuit Systems – Frequency Generator and Integrated Buffer for PENTIUMTM
ICS9159C-02
Electrical Characteristics at 5.0 V
VDD = 4.5 - 5.5 V, TA = 0 - 70oC unless otherwise stated
PARAMETER
Rise Time1
Fall Time1
Rise Time1
Fall Time1
Duty Cycle1
Duty Cycle1
Jitter, One Sigma1
Jitter, Absolute1
Jitter, One Sigma1
Jitter, Absolute1
Input Frequency1
Logic Input
Capacitance1
Crystal Oscillator
Capacitance1
SYMBOL
Tr1
Tf1
Tr2
Tf2
Dt
Dt2
Tj1s1
Tjab1
Tj1s2
Tjab2
Fi
AC Characteristics
TEST CONDITIONS
20pF load, 0.8 to 2.0V
PCLK & BCLK
20pF load, 2.0 to 0.8V
PCLK & BCLK
20pF load, 20% to 80%
PCLK & BCLK
20pF load, 80% to 20%
PCLK & BCLK
20pF load @ VOUT=50%
20pF load @ VOUT=1.4V
PCLK & BCLK Clocks;
Load=20pF, RS=33
FOUT>25 MHz
PCLK & BCLK Clocks;
Load=20pF, RS=33
FOUT>25 MHz
Fixed CLK; Load=20pF RS=33
Fixed CLK; Load=20pF RS=33
CIN Logic input pins
CINX X1, X2 pins
MIN TYP
-
0.55
-
0.52
-
1.2
-
1.1
45
50
-
50
-250
-
-
1
-5
2
12.0 14.318
-
5
-
18
Power-on Time1
ton
From VDD=1.6V to 1st crossing of
66.5 MHz VDD supply ramp<40ms
-
2.5
Frequency Settling
Time1
ts
From 1st crossing of acquisition to
<1% settling
-
2.0
Clock Skew
Window1
Tsk1
PCLK to PCLK;
Load=20pF; @1.4V
-
150
Clock Skew
Window1
Tsk2
BCLK to BCLK;
Load=20pF; @1.4V
-
300
Clock Skew
Window1
Tsk3
PCLK to BCLK;
Load=20pF; @1.4V
1
2.6
Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.
MAX UNITS
0.95
ns
0.90
ns
2.1
ns
2.0
ns
55
%
%
150
ps
250
ps
3
%
5
%
16.0 MHz
-
pF
-
pF
4.5
ms
4.0
ms
250
ps
500
ps
5
ns
6