English
Language : 

ICS932S202 Datasheet, PDF (5/14 Pages) Integrated Circuit Systems – Frequency Timing Generator for Differential PIIIType Dual-CPU Systems
ICS932S202
Byte 1: CPU, Active/Inactive
Register (1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
40
38
37
42
47
46
44
-
PWD
1
1
1
1
1
1
1
X
Description
CPUCLK 1
CPUCSCLK0
CPUCSCLK1
CPUCLK 0
IOAPIC0
IOAPIC1
IOAPIC2
(Reserved)
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Byte 2: PCI Active/Inactive
Register (1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Pin # PWD
Description
18
1 PCICLK7
17
1 PCICLK6
Bit 5 15
Bit 4 14
Bit 3 12
1 PCICLK5
1 PCICLK4
1 PCICLK3
Bit 2 11
Bit 1 9
1 PCICLK2
1 PCICLK1
Bit 0 8
1 PCICLK0
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Byte 3: 3V66 Active/Inactive Register
(1 = enable, 0 = disable)
Byte 4: PCI Active/Inactive Register
(1 = enable, 0 = disable)
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
34
33
32
-
2
3
-
-
PWD
1
1
1
X
1
1
X
X
Description
3V66_0
3V66_1
3V66_2
FS1#
REF0
REF1
FS3#
FS2#
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin #
26
27
-
-
22
21
20
-
PWD
1
1
X
1
1
1
1
X
Description
24_48MHz
48MHz
FS0#
(Reserved)
PCICLK10
PCICLK9
PCICLK8
FS4#
Notes:
1. Inactive means outputs are held LOW and are
disabled from switching.
Byte 5: Active/Inactive Register
(1= enable, 0 = disable)
Bit Pin # PWD
Description
Bit7
-
1 Reserved (Note)
Bit6
-
1 Reserved (Note)
Bit5
-
1 Reserved (Note)
Bit4
-
1 Reserved (Note)
Bit3
-
1 Reserved (Note)
Bit2
-
1 Reserved (Note)
Bit1
-
1 Reserved (Note)
Bit0
-
1 Reserved (Note)
Notes:
1. Inactive means outputs are held LOW and are disabled
from switching.
Byte6: Active/Inactive Register
(1= enable, 0 = disable)
Bit Pin # PWD
Description
Bit7
-
0 Reserved (Note)
Bit6
-
0 Reserved (Note)
Bit5
-
0 Reserved (Note)
Bit4
-
0 Reserved (Note)
Bit3
-
0 Reserved (Note)
Bit2
-
1 Reserved (Note)
Bit1
-
1 Reserved (Note)
Bit0
-
0 Reserved (Note)
Note: Don’t write into this register, writing into this
register can cause malfunction
0600A—08/04/03
5