English
Language : 

ICS950812 Datasheet, PDF (4/29 Pages) Integrated Circuit Systems – Frequency Generator with 200MHz Differential CPU Clocks
ICS950812
Frequency Select Table 1
Freq Sel
FS(5:3)
From
000
to
101
(See table 2)
110
(See table 2)
111
(See table 2)
FS FS FS
210
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
CPU MHz
66.66
100.00
200.00
133.33
66.66
100.00
200.00
133.33
70.00
105.00
Tristate
140.00
70.00
105.00
Tristate
140.00
73.32
110.00
Test/2
146.60
73.32
110.00
Test/2
1 1 1 146.60
3V66 MHz
66MHz_OU
T (2:0)
3V66 (4:2)
66MHz_IN
3V66 _5
PCI MHz
REF MHz
66.66
66.66
66.66
66.66
66.66
66.66
66.66
66.66
70.00
70.00
Tristate
70.00
70.00
70.00
Tristate
70.00
73.32
73.32
Test/4
73.32
73.32
73.32
Test/4
73.32
66.66
66.66
66.66
66.66
66MHz_IN
66MHz_IN
66MHz_IN
66MHz_IN
70.00
70.00
Tristate
70.00
66MHz_IN
66MHz_IN
Tristate
66MHz_IN
73.32
73.32
Test/4
73.32
66MHz_IN
66MHz_IN
Test/4
66MHz_IN
66.66
66.66
66.66
66.66
Input
Input
Input
Input
70.00
70.00
Tristate
70.00
Input
Input
Tristate
Input
73.32
73.32
Test/4
73.32
Input
Input
Test/4
Input
33.33
33.33
33.33
33.33
66MHz_IN/2
66MHz_IN/2
66MHz_IN/2
66MHz_IN/2
35.00
35.00
Tristate
35.00
66MHz_IN/2
66MHz_IN/2
Tristate
66MHz_IN/2
36.66
36.66
Test/8
36.66
66MHz_IN/2
66MHz_IN/2
Test/8
66MHz_IN/2
14.318
14.318
14.318
14.318
14.318
14.318
14.318
14.318
14.318
14.318
Tristate
14.318
14.318
14.318
Tristate
14.318
14.318
14.318
Test
14.318
14.318
14.318
Test
14.318
USB/DOT
MHz
Clocking Mode
48.008
48.008
48.008
48.008
48.008
48.008
48.008
48.008
48.008
48.008
Tristate
48.008
48.008
48.008
Tristate
48.008
48.008
48.008
Test/2
48.008
48.008
48.008
Test/2
48.008
Standard Clocking
Standard Clocking
5% Overclocking
Tristate
5% Overclocking
Tristate
5% Overclocking
10% Overclocking
Test
10% Overclocking
Test
10% Overclocking
Frequency Select Table 2
Freq Sel
CPU, 3V66, 66MHz_OUT,
FS FS FS
66MHz_IN, PCI
543
000
Standard Clocking
Clocking Mode
No Spread (default)
or +/-0.4%
001
Standard Clocking
0 to -0.5%, Down Spread
010
Standard Clocking
0 to -1.0%, Down Spread
011
Standard Clocking
0 to -1.5%, Down Spread
100
Standard Clocking
+/-0.5%, Center Spread
101
Standard Clocking
+/-0.75%, Center Spread
110
5% Overclocking
+/-0.35%, Center Spread
111
10% Overclocking
+/-0.35%, Center Spread
Note: To enable spread, Byte 0 Bit 7 must be set to 1.
0542G—08/21/03
4