ICS558-01 Datasheet, PDF (4/5 Pages) Integrated Circuit Systems – PECL/CMOS TO CMOS CLOCK DIVIDER

ICS558-01
PECL/CMOS TO CMOS CLOCK DIVIDER
Parameter
Output Low Voltage
Output High Voltage
Output Low Voltage
Operating Supply Current
Operating Supply Current
Short Circuit Current
On-chip pull-up resistor
Input Capacitance
Symbol
V_OL
V_OH
V_OL
IDDP
IDDC
Conditions
VDDC = 3.3 V,
I_OL = 18 mA
VDDC = 2.5 V,
I_OH = -8 mA
VDDC = 2.5 V
I_OL = 8 mA
No load, 100
MHz input
No load, 100
MHz input
R_PU
C_IN
Min. Typ.
VDDC-0.4
22
18
+70
250
4
Max.
0.4
Units
V
V
0.4
V
mA
mA
mA
kΩ
pF
AC Electrical Characteristics
VDDP = VDDC = 3.3 V (unless stated otherwise), Ambient Temperature 0 to +70 °C
Parameter
Symbol
Conditions
Min. Typ.
Input Frequency
0
Output Rise Time
t_OR
Output Fall Time
t_OF
Skew, between any output
(Assumes identically
0
clocks
loaded outputs with
identical rise times,
measured at VDDC/2)
Propagation Delay
/1
5.0
/2
6.0
/3
/4
7.0
Output Clock Duty Cycle for /2
and /4
45
50
Output Clock Duty Cycle for /1
and /3
45
50
Max.
250
800
750
250
55
55
Units
MHz
ns
ns
ps
ns
ns
ns
ns
%
%
Thermal Characteristics (16-pin TSSOP)
Parameter
Symbol Conditions
Thermal Resistance Junction to
Ambient
θ_JA Still air
θ_JA 1 m/s air flow
θ_JA 3 m/s air flow
Thermal Resistance Junction to Case θ_JC
Min.
Typ.
78
70
68
37
Max.
Units
°C/W
°C/W
°C/W
°C/W
MDS 558-01 C
4
Revision 122105
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel [phone] ● www.icst.com