ICS9250-11 Datasheet, PDF (3/8 Pages) Integrated Circuit Systems – Frequency Timing Generator for PENTIUM II/III Systems

ICS9250-11
Frequency Select:
SEL
133/100#
0
0
0
0
1
1
1
1
SEL1
0
0
1
1
0
0
1
1
SEL0
0
1
0
1
0
1
0
1
CPU
MHz
Tristate
N/A
100
100
TCLK/2
N/A
133.3
133.3
CPU/2
MHz
Tristate
N/A
50.00
50.00
TCLK/4
N/A
66.6
66.6
3V66
MHz
Tristate
N/A
66.6
66.6
TCLK/4
N/A
66.6
66.6
3V33
MHz
Tristate
N/A
33.3
33.3
TCLK/8
N/A
33.3
33.3
48
MHz
Tristate
N/A
OFF
48
TCLK/2
NA
OFF
48
REF
MHz
Tristate
N/A
14.318
14.318
TCLK
N/A
14.318
14.318
IOAPIC MHz
Tristate
N/A
¼ CPUCLK/16.67
¼ CPUCLK/16.67
TCLK/16
N/A
¼ CPUCLK/16.67
¼ CPUCLK/16.67
Power Management Features:
SEL 133/100#
0
0
0
0
1
1
1
1
SEL1
0
00
1
1
0
0
1
1
SEL0
0
1
0
1
0
1
0
1
Function
All outputs Tri-State
Reserved
Active 100 MHz, 48 MHz PLL inactive
Active 100 MHz, 48 MHz PLL active
Test Mode
Reserved
Active 133 MHz, 48 MHz PLL inactive
Active 133 MHz, 48 MHz PLL active
3