ICS60101 Datasheet, PDF (2/8 Pages) Integrated Circuit Systems – LOW PHASE NOISE CLOCK MULTIPLIER

ICS601-01
LOW PHASE NOISE CLOCK MULTIPLIER
Pin Assignment
CLK 1
REFEN 2
VDD 3
VDD 4
VDD 5
X2 6
S1 7
X1/ICLK 8
16 GND
15 GND
14 GND
13 REFOUT
12 OE
11 S0
10 S3
9 S2
16 Pin (150 mil) TSSOP or SOIC
Pin Descriptions
Multiplier Select Table
S3 S2 S1 S0 CLK (see note 2 on following page)
0000
0001
TEST
TEST
0010
0011
Input x1
Input x3
0100
0101
Input x4
Input x5
0110
0111
Input x6
Input x8
1000
1001
1010
1011
TEST
Crystal osc. pass through (no PLL)
Input x2
TEST
1100
1101
1110
1111
Input x8
Input x10
Input x12
Input x16
0 = connect directly to ground
1 = connect directly to VDD
Pin
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14 - 16
Pin
Name
CLK
REFEN
VDD
VDD
VDD
X2
S1
X1/ICLK
S2
S3
S0
OE
REFOUT
GND
Pin
Type
Pin Description
Output Clock output from VCO. Output frequency equals the input frequency times multiplier.
Input Reference clock enable. Turns off the buffered crystal oscillator clock (stops low) when low.
Power Connect to +3.3V or +5V. Must match other VDDs.
Power Connect to +3.3V or +5V. Must match other VDDs.
Power Connect to +3.3V or +5V. Must match other VDDs.
XO Crystal connection. Connect to a 10 - 27 MHz fundamental parallel mode crystal.
Leave disconnected for an external clock input.
Input Multiplier select pin 1. Determines CLK output per table above. Internal pull-up.
XI Crystal connection. Connect to a 10 - 27 MHz fundamental parallel mode crystal or clock.
Input Multiplier select pin 2. Determines CLK output per table above. Internal pull-up.
Input Multiplier select pin 3. Determines CLK output per table above. Internal pull-up.
Input Multiplier select pin 0. Determines CLK output per table above. Internal pull-up.
Input Output Enable. Tri-states both output clocks when low. Internal pull-up.
Output Buffered crystal oscillator clock output. Controlled by REFIN.
Power Connect to ground.
MDS 601-01 L
2
Revision 111204
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel [phone] ● www.icst.com