English
Language : 

9DMU0431 Datasheet, PDF (2/11 Pages) Integrated Circuit Systems – Spread Spectrum Compatible
9DMU0431 DATASHEET
Pin Configuration
DIF_INA 1
DIF_INA# 2
VDDR1.5 3
VDDR1.5 4
DIF_INB 5
DIF_INB# 6
24 23 22 21 20 19
18 DIF2#
9DMU0431
Connect ePad
to GND
17 DIF2
16 VDD1.5
15 GND
14 DIF1#
13 DIF1
7 8 9 10 11 12
24 VFQFPN, 4x4 mm, 0.5mm pitch
^ prefix indicates internal 120KOhm pull up resistor
v prefix indicates internal 120KOhm pull down resistor
Power Management Table
OEx# Pin
0
1
DIF_IN
Running
Running
DIFx
True O/P Comp. O/P
Running
Running
Low
Low
Pin Descriptions
Power Connections
Pin Number
VDD
GND
3
24
4
7
16
15
Description
Input A receiver analog
Input B receiver analog
DIF outputs
Pin# Pin Name
1 DIF_INA
2 DIF_INA#
3 VDDR1.5
4 VDDR1.5
5 DIF_INB
6 DIF_INB#
7 GNDR
8 vSW_MODE
9 ^OE0#
10 DIF0
11 DIF0#
12 ^OE1#
13 DIF1
14 DIF1#
15 GND
Type
IN
IN
PWR
PWR
IN
IN
GND
IN
IN
OUT
OUT
IN
OUT
OUT
GND
Pin Description
HCSL Differential True input
HCSL Differential Complement Input
1.5V power for differential input clock (receiver). This VDD should be treated as an Analog
power rail and filtered appropriately.
1.5V power for differential input clock (receiver). This VDD should be treated as an Analog
power rail and filtered appropriately.
HCSL Differential True input
HCSL Differential Complement Input
Analog Ground pin for the differential input (receiver)
Switch Mode. This pin selects either asynchronous or glitch-free switching of the mux. Use
asynchronous mode if 0 or 1 of the input clocks is running. Use glitch-free mode if both input
clocks are running. This pin has an internal pull down resistor of ~120kohms.
0 = asynchronous mode
1 = glitch-free mode
Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.
1 =disable outputs, 0 = enable outputs
Differential true clock output
Differential Complementary clock output
Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.
1 =disable outputs, 0 = enable outputs
Differential true clock output
Differential Complementary clock output
Ground pin.
2:4 1.5V PCIE GEN1-2-3 CLOCK MUX
2
REVISION A 09/24/14