English
Language : 

9DBV0241 Datasheet, PDF (11/17 Pages) Integrated Circuit Systems – slew rate for each output
9DBV0241 DATASHEET
SMBus Table: Output Enable Register 1
Byte 0
Name
Control Function
Type
0
Bit 7
Reserved
Bit 6
Reserved
Bit 5
DIF OE1
Output Enable
RW
Low/Low
Bit 4
Reserved
Bit 3
DIF OE0
Output Enable
RW
Low/Low
Bit 2
Reserved
Bit 1
Reserved
Bit 0
Reserved
1. A low on these bits will overide the OE# pin and force the differential output Low/Low
1
Enabled
Enabled
Default
1
1
1
1
1
1
1
1
SMBus Table: PLL Operating Mode and Output Amplitude Control Register
Byte 1
Bit 7
Bit 6
Bit 5
Name
PLLMODERB1
PLLMODERB0
PLLMODE_SWCNTRL
Control Function
PLL Mode Readback Bit 1
PLL Mode Readback Bit 0
Type
R
R
Enable SW control of PLL Mode RW
0
1
See PLL Operating Mode Table
Values in B1[7:6] Values in B1[4:3]
set PLL Mode
set PLL Mode
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PLLMODE1
PLLMODE0
AMPLITUDE 1
AMPLITUDE 0
PLL Mode Control Bit 1
PLL Mode Control Bit 0
Reserved
Controls Output Amplitude
RW1
RW1
RW
RW
See PLL Operating Mode Table
00 = 0.6V
10= 0.8V
01 = 0.7V
11 = 0.9V
1. B1[5] must be set to a 1 for these bits to have any effect on the part.
Default
Latch
Latch
0
0
0
1
1
0
SMBus Table: DIF Slew Rate Control Register
Byte 2
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
SLEWRATESEL DIF1
SLEWRATESEL DIF0
Control Function
Reserved
Reserved
Slew Rate Selection
Reserved
Slew Rate Selection
Reserved
Reserved
Reserved
Type
RW
RW
0
2 V/ns
2 V/ns
1
3 V/ns
3 V/ns
Default
1
1
1
1
1
1
1
1
SMBus Table: Frequency Select Control Register
Byte 3
Name
Control Function
Bit 7
Bit 6
Bit 5
FREQ_SEL_EN
Reserved
Reserved
Enable SW selection of
frequency
Bit 4
FSEL1
Freq. Select Bit 1
Bit 3
FSEL0
Freq. Select Bit 0
Bit 2
Bit 1
Bit 0
SLEWRATESEL FB
Reserved
Reserved
Adjust Slew Rate of FB
1. B3[5] must be set to a 1 for these bits to have any effect on the part.
Type
RW
RW1
RW1
RW
0
1
SW frequency
change disabled
SW frequency
change enabled
See Frequency Select Table
2 V/ns
3 V/ns
Default
1
1
0
0
0
1
1
1
Byte 4 is Reserved and reads back 'hFF
REVISION C 08/11/15
11
2-OUTPUT 1.8V PCIE GEN1-2-3 ZERO DELAY / FANOUT BUFFER WITH ZO=100OHMS