English
Language : 

ICS950901 Datasheet, PDF (1/20 Pages) Integrated Circuit Systems – Programmable Timing Control Hub for P4
Integrated
Circuit
Systems, Inc.
ICS950901
Programmable Timing Control Hub™ for P4™
Recommended Application:
VIA P4X266 chipset with PC133 or DDR memory.
Output Features:
• 2 - Pair of differential CPU clocks @ 3.3V
• 1 - Pair of differential push pull CPU_CS clocks @ 2.5V
• 3 - AGP @ 3.3V
• 9 - PCI @ 3.3V
• 2 - IOAPIC @ 2.5V
• 1 - 48MHz @ 3.3V fixed
• 1 - 24_48MHz @ 3.3V
• 1 - REF @ 3.3V, 14.318MHz
Features/Benefits:
• Programmable output frequency.
• Programmable output divider ratios.
• Programmable output rise/fall time.
• Programmable output skew.
• Programmable spread percentage for EMI control.
• Watchdog timer technology to reset system
if system malfunctions.
• Programmable watch dog safe frequency.
• Support I2C Index read/write and block read/write
operations.
• For DDR and or PC133 SDRAM system use ICS93718
as the memory buffer.
• Uses external 14.318MHz crystal.
Key Specifications:
• CPU_CS - CPU0: <±250ps
• CPU_CS - AGP: <±250ps
• PCI - PCI: <500ps
• CPU - PCI: Min = 1.0ns, Typ = 2.0ns, Max = 4.0ns
Block Diagram
PLL2
X1
XTAL
X2
OSC
PLL1
Spread
Spectrum
SEL24_48
SDATA
SCLK
FS (3:0)
PD#
PCI_STOP#
CPU_STOP#
MULTI_SEL
Vtt_PWRGD#
Control
Logic
Config.
Reg.
/2
CPU
DIVDER
Stop
CPU
DIVDER
Stop
IOAPIC
DIVDER
PCI
DIVDER
Stop
AGP
DIVDER
48MHz
24_48MHz
REF
CPUCLKT_(1:0)
CPUCLKC_(1:0)
CPUCLKT_CS
CPUCLKC_CS
IOAPIC (1:0)
PCICLK (7:0)
PCICLK_F
AGPCLK (2:0)
3
RESET#
I REF
Pin Configuration
1
*SEL24_48/REF 1
VDDREF 2
GND 3
X1 4
X2 5
VDD48 6
**FS3/48MHz 7
**FS2/24_48MHz 8
GND 9
*FS0/PCICLK_F 10
**FS1/PCICLK0 11
PCICLK1 12
GND 13
PCICLK2 14
PCICLK3 15
VDDPCI 16
PCICLK4 17
PCICLK5 18
PCICLK6 19
GND 20
PCICLK7 21
*PD# 22
AGPCLK0 23
VDDAGP 24
48 VDDAPIC (2.5V)
47 GND
46 IOAPIC0
45 IOAPIC1
44 GND
43 VDDCPU_CS (2.5V)
42 CPUCLKT_CS
41 CPUCLKC_CS
40 CPUCLKT_0
39 CPUCLKC_0
38 VDDCPU (3.3V)
37 I REF
36 GND
35 CPUCLKT_1
34 CPUCLKC_1
33 Vtt_PWRGD#
32 CPU_STOP#*
31 PCI_STOP#*
30 RESET#
29 SDATA
28 SCLK
27 AGPCLK2
26 AGPCLK1
25 GND
48-Pin 300-mil SSOP
1. These outputs have 2X drive strength.
* These inputs have a internal Pull-up resistor
of 120K to VDD
** These inputs have a internal pull-down to GND
Frequency Table
FS3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
FS2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
FS1
FS0
CPUCLK
MHz
0
0
66.67
0
1 100.00
1
0
133.33
1
1 200.00
0
0
100.90
0
1 103.00
1
0
107.00
1
1 110.00
0
0
133.90
0
1 137.33
1
0
140.00
1
1 142.66
0
0
145.33
0
1 146.66
1
0
153.33
1
1 160.00
AGP
MHz
66.66
66.67
66.67
66.66
67.27
68.67
71.33
73.33
66.95
68.66
70.00
71.33
72.66
73.33
76.66
80.00
PCICLK
MHz
33.33
33.33
33.33
33.33
33.63
34.33
35.67
36.67
33.48
34.33
35.00
35.67
36.33
36.67
38.33
40.00
0474F—05/25/05