English
Language : 

IC-TW4 Datasheet, PDF (8/14 Pages) IC-Haus GmbH – PROGRAMMABLE INTERPOLATOR WITH AUTOMATIC OFFSET CORRECTION
iC-TW4 PROGRAMMABLE INTERPOLATOR
WITH AUTOMATIC OFFSET CORRECTION
CONFIGURATION
Rev D1, Page 8/14
The iC-TW4 is configured by applying the appropriate
voltage and impedance on its configuration pins CFG1
and CFG2. A two-resistor voltage divider is sufficient
to generate the required configuration voltage. The re-
sistor divider must be connected to VDD and GND of
iC-TW4. The resistors should be placed as close as
possible to pin CFG1 and CFG2 and no decoupling ca-
pacitor should be used. The resistors tolerance must
be 1 % to guarantee reliable operation across all para-
metric corners.
The configuration applied to pins CFG0 and CFG1 is
not permitted to change during operation or unpre-
dictable behaviour can result. In order to change the
configuration a Power-On-Reset (POR) must be exe-
cuted (power cycling).
VDD
R1
Don't use
decoupling capacitors
R2
VDD
R3
CFG1
iC-TW4
CFG2
Interpolation
The interpolation factor is configured through pin
CFG1. The recommended resister values shown in
Table 6 should be used.
IPF(Interpolation)
x2 (8)
x2 (8)
x4 (16)
x4 (16)
x5 (20)
x5 (20)
x8 (32)
x8 (32)
x10 (40)
x10 (40)
x16 (64)
x16 (64)
x20 (80)
x20 (80)
x25 (100)
x25 (100)
x32 (128)
x32 (128)
x50 (200)
x50 (200)
x64 (256)
x64 (256)
Hysteresis
10.4 °
15.6 °
10.4 °
15.6 °
10.4 °
15.6 °
10.4 °
15.6 °
5.6 °
10.4 °
5.6 °
10.4 °
2.8 °
5.6 °
2.8 °
5.6 °
2.8 °
5.6 °
2.8 °
5.6 °
2.8 °
5.6 °
[V] at CFG1
0.13 * VDD
0.13 * VDD
0.2 * VDD
0.2 * VDD
0.27 * VDD
0.27 * VDD
0.33 * VDD
0.33 * VDD
0.4 * VDD
0.4 * VDD
0.46 * VDD
0.46 * VDD
0.54 * VDD
0.54 * VDD
0.6 * VDD
0.6 * VDD
0.67 * VDD
0.67 * VDD
0.73 * VDD
0.73 * VDD
0.8 * VDD
0.8 * VDD
R1 [kΩ ]
22.6
562
15.0
374
11.3
280
8.87
226
7.50
187
6.49
162
5.62
140
4.99
124
4.53
113
4.12
102
3.74
93.1
R2 [kΩ
]
3.48
86.6
3.74
93.1
4.12
102
4.53
113
4.99
124
5.62
140
6.49
162
7.50
187
8.87
226
11.3
280
15.0
15.0
R4
Use 1% resistors and
place as close as possible
to pin CFG1/CFG2
Table 6: Interpolation configuration
Figure 3: Configuration