English
Language : 

IC-DX_14 Datasheet, PDF (7/9 Pages) IC-Haus GmbH – UNIVERSAL DIGITAL SENSOR OUTPUT DRIVER
iC-DX
UNIVERSAL DIGITAL SENSOR OUTPUT DRIVER
Rev C1, Page 7/9
Output Table. High-side mode (PNP-Switch)
OE IN OUT
Mode
L H Z (L) High-Side, passive pull down
HH H
High-Side, active pull up
Table 4: Output Function table Fig. 4. High-side mode
(PNP-Switch) with external pull-down.
Output Table. Low-side mode (NPN-Switch)
OE IN OUT
Mode
L L Z (H) Low-Side, passive pull up
H L L Low-Side, active pull down
Table 5: Output Function table Fig. 5. Low-side mode
(NPN-Switch) with external pull-up.
Output Table. Push-Pull mode
OE IN OUT
Mode
H L L Push-Pull, active pull down
H H H Push-Pull, active pull up
CVOUT
100nF..
CHEN
GND
VOUT
REG
+
5V
-
VREF
<150 C
DIGITAL INPUT
OE
IN
&
&
iC-DX
High Side Switch
36V
36V
Low Side Switch
VB
..30V
VB
CVB
1μF
R Load
OUT
OUT
GND
GND
Figure 5: Configuration as Low-Side (NPN-Switch)
CVOUT
100nF..
IN
GND
VOUT
REG
+ 5V
-
VREF
<150 C
DIGITAL INPUT
OE
&
IN
&
iC-DX
High Side Sw.
36V
36V
Low Side Switch
VB
..30V VB
CVB
1μF
OUT
GND
GND
Table 6: Output Function table Fig. 6. Push-Pull mode
Figure 6: Configuration as Push-Pull
TIMING DESCRIPTION
The iC-DX has a built-in spurious pulse suppression
that prevents short (undesired) pulses at the input pins
from reaching the output.
tpio
ttrig()
the output will not react. The minimum required pulse
length to be sure that the output reacts is 4 µs (cf. Elec-
trical Characteristics No. 307). That means that every
pulse longer than 4 µs will be propagated to the out-
put but with an additional propagation delay of 1.2 µs
maximum. The resulting maximum propagation delay
is 5.2 µs (cf. Electrical Characteristics No. 305).
IN
EN
NEP
OUT
Figure 7: Timing diagram in push-pull operation
mode
Every pulse at OE or IN pins shorter than 1.6 µs (cf.
Electrical Characteristics No. 306) will be ignored and
CVOUT
100nF..
VOUT
REG
+ 5V
-
VREF
<150 C
DIGITAL INPUT
OE
IN
&
&
iC-DX
High Side Sw.
NEP
36V
36V
EN
Low Side Switch
VB
..30V
VB
CVB
1μF
OUT
GND
GND
Figure 8: Block diagram with EN and NEP internal
signals