English
Language : 

HT45F0084 Datasheet, PDF (50/160 Pages) Holtek Semiconductor Inc – Cord-free Vacuum Cleaner ASSP Flash MCU
HT45F0084
Cord-free Vacuum Cleaner ASSP Flash MCU
Reset Initial Conditions
The different types of reset described affect the reset flags in different ways. These flags, known
as PDF and TO are located in the status register and are controlled by various microcontroller
operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are
shown in the table:
TO
PDF
RESET Conditions
0
0
Power-on reset
u
u
LVR reset during NORMAL or SLOW Mode operation
1
u
WDT time-out reset during NORMAL or SLOW Mode operation
1
1
WDT time-out reset during IDLE or SLEEP Mode operation
Note: “u” stands for unchanged
The following table indicates the way in which the various components of the microcontroller are
affected after a power-on reset occurs.
Item
Program Counter
Interrupts
WDT
Timer Modules
Input/Output Ports
Stack Pointer
Condition After RESET
Reset to zero
All interrupts will be disabled
Clear after reset, WDT begins counting
Timer Modules will be turned off
I/O ports will be setup as inputs
Stack Pointer will point to the top of the stack
The different kinds of resets all affect the internal registers of the microcontroller in different ways.
To ensure reliable continuation of normal program execution after a reset occurs, it is important to
know what condition the microcontroller is in after a particular reset occurs. The following table
describes how each type of reset affects each of the microcontroller internal registers.
Register
Reset (Power On)
WDT Time-out
(Normal Operation)
WDT Time-out (HALT)
MP0
xxxx xxxx
xxxx xxxx
uuuu uuuu
MP1
xxxx xxxx
xxxx xxxx
uuuu uuuu
BP
---- ---0
---- ---0
---- ---u
ACC
xxxx xxxx
uuuu uuuu
uuuu uuuu
PCL
0000 0000
0000 0000
0000 0000
TBLP
xxxx xxxx
uuuu uuuu
uuuu uuuu
TBLH
xxxx xxxx
uuuu uuuu
uuuu uuuu
TBHP
---- -xxx
---- -uuu
---- -uuu
STATUS
--00 xxxx
--1u uuuu
--11 uuuu
SMOD
110- 0010
110- 0010
uuu- uuuu
LVDC
--00 -000
--00 -000
--uu -uuu
INTEG
---- 0000
---- 0000
---- uuuu
INTC0
-000 0000
-000 0000
-uuu uuuu
INTC1
0000 0000
0000 0000
uuuu uuuu
INTC2
-000 -000
-000 -000
-uuu -uuu
INTC3
MFI0
--00 --00
--00 --00
--00 --00
--00 --00
--uu --uu
--uu --uu
MFI1
--00 --00
--00 --00
--uu --uu
MFI2
PA
-000 -000
1111 1111
-000 -000
1111 1111
-uuu -uuu
uuuu uuuu
PAC
1111 1111
1111 1111
uuuu uuuu
Rev. 1.00
50
March 17, 2017