English
Language : 

S9037 Datasheet, PDF (7/9 Pages) Hamamatsu Corporation – CCD image sensor High-speed operation, back-thinned FFT-CCD
CCD image sensor S9037/S9038 series
s Dimensional outlines of windowless types (unit: mm)
S9037-0902N
WINDOW 16.3
ACTIVE AREA
12.29
S9037-1002N
WINDOW 28.6
ACTIVE AREA 24.58
INDEX MARK
PIN No. 1
2.54
34.0
PHOTOSENSITIVE SURFACE
(24 ×) 0.5
S9038-0902N
WINDOW 16.3
ACTIVE AREA
12.29
KMPDA0165EA
INDEX MARK
PIN No. 1
2.54
44.0
PHOTOSENSITIVE SURFACE
(24 ×) 0.5
S9038-1002N
WINDOW 28.6
ACTIVE AREA 24.58
KMPDA0166EA
2.54
34.0
42.0
50.0
2.54
44.0
52.0
60.0
INDEX MARK
PIN No. 1
PHOTOSENSITIVE SURFACE
INDEX MARK
PIN No. 1
PHOTOSENSITIVE SURFACE
TE-COOLER
TE-COOLER
(24 ×) 0.5
s P in connections
P in
S 9037 series
No. Sym bol
D escription
1
R D R eset drain
2
O S O utput transistor source
3
O D O utput transistor drain
4
O G O utput gate
5
S G S um m ing gate
6
-
7
-
8
P 2H C C D horizontal register clock-2
9
P 1H C C D horizontal register clock-1
10
IG 2H
Test point (horizontal input
g a te -2 )
11
IG 1H
Test point (horizontal input
g a te -1 )
12
IS H
Test point (horizontal input
source)
13
TG
Transfer gate
14
P 2V C C D vertical register clock-2
15
P 1V C C D vertical register clock-1
16
NC
17
NC
18
NC
19
NC
20
SS Substrate (G ND )
21
NC
22
NC
23
NC
24
R G R eset gate
KMPDA0167EA
R em ark
+12 V
External R2=2.2 kΩ
+15 V
+3 V
Sam e tim ing as
P2H
GND
GND
Shorted to RD
Sam e tim ing as
P2V
GND
Sym bol
RD
OS
OD
OG
SG
-
-
P2H
P1H
IG 2H
IG 1H
IS H
TG
P2V
P1V
Th1
Th2
P-
P+
SS
NC
NC
NC
RG
S 9038 series
D escription
R eset drain
O utput transistor source
O utput transistor drain
O utput gate
S um m ing gate
(24 ×) 0.5
KMPDA0168EA
R em ark
+12 V
External RL=2.2 kΩ
+15 V
+3 V
Sam e tim ing as
P2H
C C D horizontal register clock-2
C C D horizontal register clock-1
Test point (horizontal input
g a te -2 )
Test point (horizontal input
g a te -1 )
Test point (horizontal input
source)
Transfer gate
C C D vertical register clock-2
C C D vertical register clock-1
Therm istor
Therm istor
TE -cooler-
TE -cooler+
Substrate (G ND )
GND
GND
Shorted to RD
Sam e tim ing as
P2V
R eset gate
7