|
GS81302D18AGD-400I Datasheet, PDF (13/28 Pages) GSI Technology – 144Mb SigmaQuadTM-II Burst of 4 SRAM | |||
|
◁ |
Preliminary
GS81302D18/36AGD-400/375/333/300/250
Thermal Impedance
Package
Test PCB
Substrate
ï±ï JA (C°/W)
Airflow = 0 m/s
ï± JA (C°/W)
Airflow = 1 m/s
ï± JA (C°/W)
Airflow = 2 m/s
ï±ï JB (C°/W) ï± JC (C°/W)
165 BGA
4-layer
TBD
TBD
TBD
TBD
TBD
Notes:
1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.
2. Please refer to JEDEC standard JESD51-6.
3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to
the PCB can result in cooling or heating of the RAM depending on PCB temperature.
HSTL I/O DC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
DC Input Logic High
VIH (dc)
VREF + 0.1
VDDQ + 0.3
V
1
DC Input Logic Low
VIL (dc)
â0.3
VREF â 0.1
V
1
Notes:
1. Compatible with both 1.8 V and 1.5 V I/O drivers.
2. These are DC test criteria. DC design criteria is VREF ± 50 mV. The AC VIH/VIL levels are defined separately for measuring timing
parameters.
3. VIL (Min)DC = â0.3 V, VIL(Min)AC = â1.5 V (pulse width ï£ï 3 ns).
4. VIH (Max)DC = VDDQ + 0.3 V, VIH(Max)AC = VDDQ + 0.85 V (pulse width ï£ï 3 ns).
HSTL I/O AC Input Characteristics
Parameter
Symbol
Min
Max
Units
AC Input Logic High
VIH (ac)
VREF + 200
â
mV
AC Input Logic Low
VIL (ac)
â
VREF â 200
mV
VREF Peak-to-Peak AC Voltage
VREF (ac)
â
5% VREF (DC)
mV
Notes:
1. The peak-to-peak AC component superimposed on VREF may not exceed 5% of the DC component of VREF.
2. To guarantee AC characteristics, VIH,VIL, Trise, and Tfall of inputs and clocks must be within 10% of each other.
3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.
Notes
2,3
2,3
1
Rev: 1.00a 5/2017
13/28
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2017, GSI Technology
|
▷ |