|
GS82582S18 Datasheet, PDF (10/31 Pages) GSI Technology – 288Mb SigmaSIOTM DDR-II Burst of 2 SRAM | |||
|
◁ |
GS82582S18/36GE-400/375/333/300/250
B2 Byte Write Clock Truth Table
BW
BW
Current Operation
Kï
Kï
Kï
(tn + 1)
(tn + 1½)
(tn)
T
T
Write
Dx stored if BWn = 0 in both data transfers
T
F
Write
Dx stored if BWn = 0 in 1st data transfer only
F
T
Write
Dx stored if BWn = 0 in 2nd data transfer only
F
F
Write Abort
No Dx stored in either data transfer
Notes:
1. â1â = input âhighâ; â0â = input âlowâ; âXâ = input âdonât careâ; âTâ = input âtrueâ; âFâ = input âfalseâ.
2. If one or more BWn = 0, then BW = âTâ, else BW = âFâ.
D
Kï
(tn + 1)
D1
D1
X
X
D
Kï
(tn + 1½)
D2
X
D2
X
Rev: 1.04 4/2016
10/31
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2012, GSI Technology
|
▷ |