English
Language : 

GS8000 Datasheet, PDF (4/16 Pages) Gennum Corporation – DVI / HDMI Extender
Table 1-1: Pin Descriptions (Continued)
Pin Number Name
Timing
18
OE
Non
Synchronous
Type
Input
19
SCDT
Non
Output
Synchronous
20
21, 22
23, 30, 31
24, 25
26, 27, 34
28, 29
32, 33
35
D_VDD
TXC, TXC
VDDQ
Non
Synchronous
Analog
Analog
TX0, TX0
GNDQ
TX1, TX1
TX2, TX2
OUT_SWI
NG
Analog
Analog
Analog
Analog
Analog
Power
Output
Power
Output
Power
Output
Output
Input
36, 37
38
39
40
41
42
43
NC
DDC_GND
DDC_VDD
–
Analog
Analog
DDC_SCL
DDC_SDA
A_GND
A_VDD
Non
Synchronous
Non
Synchronous
Analog
Analog
–
Power
Power
I/O
I/O
Power
Power
GS8000 Data Sheet
Description
CONTROL SIGNAL INPUT
Output enable (active HIGH).
When set HIGH, the differential signal outputs will be active.
When set LOW, the differential signal outputs will mute.
CONTROL SIGNAL OUTPUT
Sync detect (active HIGH).
Will be set HIGH when a valid signal has been detected at the
RXC/RXC pins.
NOTE: The SCDT pin can be connected to the OE pin to enable an
auto mute upon link inactivity function.
Digital core power supply. Connect to +3.3V DC.
Transition minimized differential signal (TMDS) output clock.
Power supply for the differential output cable drivers. Connect to
+3.3V DC.
Transition minimized differential signal (TMDS) data output 0.
Differential output cable driver ground connection.
Transition minimized differential signal (TMDS) data output 1.
Transition minimized differential signal (TMDS) data output 2.
Differential output signal amplitude.
An external 1% resistor connected from this input to GNDQ is used
to set the differential output signal amplitude.
Use 2kΩ to set the differential output signal swing to 1V.
No connection - leave floating.
LONG REACH™ DDC ground connection.
LONG REACH™ DDC power supply. Connect to +5V DC.
Connect to display data channel (DDC) buffered serial clock (SCL).
Connect to display data channel (DDC) buffered serial data (SDA).
Analog GND connection.
Analog power supply. Connect to +3.3V DC.
Proprietary and Confidential 25544 - 3 May 2005
4 of 16