MB15F78SP Datasheet, PDF (13/27 Pages) Fujitsu Component Limited. – Dual Serial Input PLL Frequency Synthesizer

MB15F78SP
s PHASE COMPARATOR OUTPUT WAVEFORM
frTX/
frRX
fpTX/
fpRX
LD
tWU
tWL
(FC bit = High)
H
DoTX/
DoRX
Z
L
(FC bit = Low)
DoTX/
H
DoRX
Z
L
LD Output Logic Table
TX-PLL section
Locking state/Power saving state
Locking state/Power saving state
Unlocking state
Unlocking state
RX-PLL section
Locking state/Power saving state
Unlocking state
Locking state/Power saving state
Unlocking state
LD output
H
L
L
L
Notes: • Phase error detection range = –2 π to + 2 π
• Pulses on DoTX/DoRX signals are output to prevent dead zone.
• LD output becomes low when phase error is tWU or more.
• LD output becomes high when phase error is tWL or less and continues to be so for three cycles or more.
• tWU and tWL depend on OSCIN input frequency as follows.
tWU > 2/fosc: e.g. tWU > 156.3 ns when fosc = 12.8 MHz
tWU < 4/fosc: e.g. tWL < 312.5 ns when fosc = 12.8 MHz
13