|
K40P144M100SF2_1109 Datasheet, PDF (44/78 Pages) Freescale Semiconductor, Inc – K40 Sub-Family Data Sheet | |||
|
◁ |
Peripheral operating requirements and behaviors
6.6.1.2 16-bit ADC electrical characteristics
Table 28. 16-bit ADC characteristics (VREFH = VDDA, VREFL = VSSA)
Symbol Description
IDDA_ADC Supply current
fADACK
ADC
asynchronous
clock source
Conditions1
⢠ADLPC=1, ADHSC=0
⢠ADLPC=1, ADHSC=1
⢠ADLPC=0, ADHSC=0
⢠ADLPC=0, ADHSC=1
Min.
0.215
1.2
3.0
2.4
4.4
Typ.2
â
2.4
4.0
5.2
6.2
Max.
1.7
3.9
7.3
6.1
9.5
Unit
mA
MHz
MHz
MHz
MHz
TUE
Sample Time
See Reference Manual chapter for sample times
Total unadjusted
error
⢠12 bit modes
⢠<12 bit modes
â
±4
â
±1.4
±6.8
±2.1
LSB4
DNL
Differential non-
linearity
INL Integral non-
linearity
EFS
Full-scale error
⢠12 bit modes
⢠<12 bit modes
⢠12 bit modes
⢠<12 bit modes
⢠12 bit modes
⢠<12 bit modes
â
±0.7
-1.1 to
LSB4
+1.9
â
±0.2
-0.3 to 0.5
â
±1.0
-2.7 to
LSB4
+1.9
â
±0.5
-0.7 to
+0.5
â
-4
-5.4
LSB4
â
-1.4
-1.8
EQ
Quantization
error
⢠16 bit modes
⢠â¤13 bit modes
ENOB
Effective number 16 bit differential mode
of bits
⢠Avg=32
⢠Avg=4
â
-1 to 0
â
LSB4
â
â
±0.5
12.8
14.5
â
bits
11.9
13.8
â
bits
Notes
3
tADACK = 1/
fADACK
5
5
5
VADIN =
VDDA
5
6
16 bit single-ended mode
⢠Avg=32
⢠Avg=4
12.2
13.9
â
bits
11.4
13.1
â
bits
SINAD
Signal-to-noise
plus distortion
See ENOB
6.02 Ã ENOB + 1.76
dB
THD
Total harmonic
distortion
16 bit differential mode
⢠Avg=32
7
â
â94
â
dB
16 bit single-ended mode
⢠Avg=32
â
-85
â
dB
Table continues on the next page...
K40 Sub-Family Data Sheet Data Sheet, Rev. 6, 9/2011.
44
Freescale Semiconductor, Inc.
|
▷ |