10XSC425 Datasheet, PDF (37/56 Pages) Freescale Semiconductor, Inc – Quad High Side Switch

D_de_ep_pe_en_nd_di_in_ng_go_ton t_to_of_ff_f
Over-current thresholds
Cooling
toff
hfasuolnt_scigonnatrl ol
h^Ps^Wo^Mn
6.3.1.3 Severe Short-circuit Fault
The 10XSC425 provides output shutdown to protect each output, in case of a severe short-circuit during the output switching.
If the short-circuit impedance is below R_SHORT, the device will latch the output OFF, FSB will go to a logic [0] and the fault register
SC[0:3] bit will be set to [1]. To delatch the fault and be able to turn the outputs ON again, the failure condition must disappear,
and the corresponding output must be commanded OFF and then ON (toggling fault_control signal of corresponding output), or
V_SUPPLY(POR) condition if V_DD = 0.
The SPI fault report (SC[0:3] bits) is removed after a read operation.
6.3.1.4 Overvoltage Fault (Enabled by default)
By default, the overvoltage protection is enabled. The 10XSC425 shuts down all outputs and FSB will go to a logic [0] during an
overvoltage fault condition on the VPWR pin (V_PWR > V_PWR(OV)). The outputs remain in the OFF state until the overvoltage
condition is removed (V_PWR < V_PWR(OV) - V_PWR(OVHYS)). When experiencing this fault, the OVF fault bit is set to logic [1] and
cleared after either a valid SPI read.
The overvoltage protection can be disabled through the SPI (OV_dis bit is disabled set to logic [1]). The fault register reflects any
overvoltage condition (V_PWR > V_PWR(OV)). This overvoltage diagnosis, as a warning, is removed after a read operation, if the fault
condition disappears. The HS[0:3] outputs are not commanded in R_DS(ON) above the OV threshold.
6.3.1.5 Undervoltage Fault
The output(s) will latch off at some battery voltage below VPWR_(UV). As long as the V_DD level stays within the normal specified
range, the internal logic states within the device will remain (configuration and reporting).
In the case where battery voltage drops below the undervoltage threshold (V_PWR < V_PWR(UV)), the outputs will turn off, FSB will
go to logic [0], and the fault register UV bit will be set to [1].
Two cases need to be considered when the battery level recovers (V_PWR > V_{PWR(UV)_UP}):
• If the output command is low, FSB will go to a logic [1], but the UV bit will remain set to 1 until the next read operation
(warning report).
• If the output command is ON, FSB will remain at logic [0]. To delatch the fault and be able to turn the outputs ON again, the
failure condition must disappear and the autoretry circuitry must be active, or the corresponding output must be commanded
OFF and then ON (toggling fault_control signal of corresponding output), or a V_SUPPLY(POR) condition, if V_DD = 0.
In extended mode, the output is protected by overtemperature shutdown circuitry. All previous latched faults, occurred when
V_PWR is within the normal voltage range, are guaranteed if V_DD is within the operational voltage range, or until V_SUPPLY(POR), if
VDD = 0. Any new OT fault is detected (VDD failure included) and reported through SPI above VPWR_(UV). The output state is
not changed, as long as the VPWR voltage does not drop any lower than 3.5 V (typical).
All latched faults (overtemperature, overcurrent, severe short-circuit, over and undervoltage) are reset if:
• V_DD < V_DD(FAIL) with V_PWR in nominal voltage range,
• V_DD and V_PWR supplies is below the V_SUPPLY(POR) voltage value.
Analog Integrated Circuit Device Data
Freescale Semiconductor
10XSC425
37