|
MC9S08AC128 Datasheet, PDF (25/42 Pages) Freescale Semiconductor, Inc – 8-Bit Microcontroller | |||
|
◁ |
Chapter 3 Electrical Characteristics and Timing Speciï¬cations
3.9.1 ICG Frequency Speciï¬cations
Table 3-11. ICG Frequency Speciï¬cations
(VDDA = VDDA (min) to VDDA (max), Temperature Range = â40 to 125°C Ambient)
Num
C
Characteristic
Symbol
Min
Typ1
Max
Unit
Oscillator crystal or resonator (REFS = 1)
(Fundamental mode crystal or ceramic resonator)
Low range
ï¬o
32
â
100
kHz
1
High range
High Gain, FBE (HGO = 1,CLKS = 10)
fhi_byp
1
â
16
MHz
High Gain, FEE (HGO = 1,CLKS = 11)
fhi_eng
2
â
10
MHz
Low Power, FBE (HGO = 0, CLKS = 10)
ï¬p_byp
1
8
MHz
Low Power, FEE (HGO = 0, CLKS = 11)
ï¬p_eng
2
8
MHz
Input clock frequency (CLKS = 11, REFS = 0)
2
Low range
flo
32
â
100
kHz
High range
fhi_eng
2
â
10
MHz
3
Input clock frequency (CLKS = 10, REFS = 0)
fExtal
0
â
40
MHz
4
Internal reference frequency (untrimmed)
fICGIRCLK
182.25
243
303.75
kHz
5
Duty cycle of input clock (REFS = 0)
Output clock ICGOUT frequency
CLKS = 10, REFS = 0
6
All other cases
tdc
40
â
60
%
fICGOUT
fExtal (min)
flo (min)
â
â
fExtal (max)
fICGDCLKmax(
MHz
max)
7
Minimum DCO clock (ICGDCLK) frequency
fICGDCLKmin
3
â
MHz
8
Maximum DCO clock (ICGDCLK) frequency
fICGDCLKmax
â
40
MHz
9
Self-clock mode (ICGOUT) frequency 2
fSelf
fICGDCLKmin
fICGDCLKmax MHz
10
Self-clock mode reset (ICGOUT) frequency
fSelf_reset
5.5
8
10.5
MHz
Loss of reference frequency 3
11
Low range
High range
fLOR
5
50
25
500
kHz
12
Loss of DCO frequency 4
Crystal start-up time 5, 6
13
Low range
High range
fLOD
t
CSTL
t
CSTH
0.5
1.5
MHz
â
430
â
â
4
â
ms
FLL lock time , 7
14
Low range
High range
tLockl
tLockh
â
â
2
ms
2
15
FLL frequency unlock range
nUnlock
â4*N
16
FLL frequency lock range
nLock
â2*N
17
ICGOUT period jitter, , 8 measured at fICGOUT Max
Long term jitter (averaged over 2 ms interval)
CJitter
â
Internal oscillator deviation from trimmed
18
frequency9
VDD = 2.7 â 5.5 V, (constant temperature)
VDD = 5.0 V ±10%, â40° C to 125°C
ACCint
â
â
± 0.5
±0.5
1 Typical values are based on characterization data at VDD = 5.0V, 25°C unless otherwise stated.
2 Self-clocked mode frequency is the frequency that the DCO generates when the FLL is open-loop.
4*N
counts
2*N
counts
0.2
% fICG
±2
±2
%
MC9S08AC128 MCU Series Data Sheet, Rev. 1
Freescale Semiconductor
25
Preliminary â Subject to Change
|
▷ |