English
Language : 

MSC8103 Datasheet, PDF (18/104 Pages) Freescale Semiconductor, Inc – Network Digital Signal Processor
Signals/Connections
Table 1-6. Memory Controller Signals (Continued)
Signal
PSDA10
PGPL0
PSDWE
PGPL1
POE
PSDRAS
PGPL2
PSDCAS
PGPL3
PGTA
PUPMWAIT
PPBS
PGPL4
PSDAMUX
PGPL5
Data Flow
Output
Output
Output
Output
Output
Output
Output
Output
Output
Input
Input
Output
Output
Output
Output
Description
Bus SDRAM A10
Output from the bus SDRAM controller. This pin is part of the address when a row address is driven.
It is part of the command when a column address is driven.
Bus UPM General-Purpose Line 0
One of six general-purpose output lines of the UPM. The values and timing of this pin are
programmed in the UPM.
Bus SDRAM Write Enable
Output from the bus SDRAM controller. This pin should connect to the SDRAM WE input signal.
Bus UPM General-Purpose Line 1
One of six general-purpose output lines from the UPM. The values and timing of this pin are
programmed in the UPM.
Bus Output Enable
Output of the bus GPCM. Controls the output buffer of memory devices during read operations.
Bus SDRAM RAS
Output from the bus SDRAM controller. This pin should connect to the SDRAM Row Address Strobe
(RAS) input signal.
Bus UPM General-Purpose Line 2
One of six general-purpose output lines from the UPM. The values and timing of this pin are
programmed in the UPM.
Bus SDRAM CAS
Output from the bus SDRAM controller. This pin should connect to the SDRAM Column Address
Strobe (CAS) input signal.
Bus UPM General-Purpose Line 3
One of six general-purpose output lines from the UPM. The values and timing of this pin are
programmed in the UPM.
GPCM TA
Terminates transactions during GPCM operation. Requires an external pull up resistor for proper
operation.
Bus UPM Wait
Input to the UPM. An external device can hold this pin high to force the UPM to wait until the device
is ready for the operation to continue.
Bus Parity Byte Select
In systems that store data parity in a separate chip, this output is the byte-select for that chip.
Bus UPM General-Purpose Line 4
One of six general-purpose output lines from the UPM. The values and timing of this pin are
programmed in the UPM.
Bus SDRAM Address Multiplexer
Controls the SDRAM address multiplexer when the MSC8103 is in External Master mode.
Bus UPM General-Purpose Line 5
One of six general-purpose output lines from the UPM. The values and timing of this pin are
programmed in the UPM.
1-14
MSC8103 Network Digital Signal Processor, Rev. 11
Freescale Semiconductor