English
Language : 

SCAN18541T Datasheet, PDF (9/11 Pages) National Semiconductor (TI) – Non-Inverting Line Driver with TRI-STATE Outputs
AC Operating Requirements
Scan Test Operation:
VCC
TA = +25°C
TA = −40°C to +85°C
Symbol
Parameter
(V)
CL = 50 pF
CL = 50 pF
Units
(Note 10)
Guaranteed Minimum
tS
Setup Time, H or L
Data to TCK (Note 11)
5.0
3.0
3.0
ns
tH
Hold Time, H or L
TCK to Data (Note 11)
5.0
4.5
4.5
ns
tS
Setup Time, H or L
AOE n, BOEn to TCK (Note 12)
tH
Hold Time, H or L
TCK to AOEn, BOEn (Note 12)
tS
Setup Time, H or L
Internal AOE, BOE, to TCK (Note 13)
5.0
3.0
5.0
4.5
5.0
3.0
3.0
ns
4.5
ns
3.0
ns
tH
Hold Time, H or L
TCK to Internal AOE, BOE (Note 13)
5.0
3.0
3.0
ns
tS
Setup Time, H or L
TMS to TCK
5.0
8.0
8.0
ns
tH
Hold Time, H or L
TCK to TMS
5.0
2.0
2.0
ns
tS
Setup Time, H or L
TDI to TCK
5.0
4.0
4.0
ns
tH
Hold Time, H or L
TCK to TDI
5.0
4.5
4.5
ns
tW
Pulse Width TCK
5.0
H
15.0
15.0
ns
L
5.0
5.0
fMAX
Maximum TCK
Clock Frequency
5.0
25
25
MHz
TPU
Wait Time, Power Up
to TCK
5.0
100
100
ns
TDN
Power Down Delay
0.0
100
Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.
100
ms
Note 10: Voltage Range 5.0 is 5.0V ± 0.5V.
Note 11: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.
Note 12: Timing pertains to BSR 37, 38, 40 and 41 only.
Note 13: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.
9
www.fairchildsemi.com